A closed-form expression for estimating minimum operating voltage (V DDmin) of CMOS logic gates

Hiroshi Fuketa; Satoshi Iida; Tadashi Yasufuku; Makoto Takamiya; Masahiro Nomura; Hirofumi Shinohara; Takayasu Sakurai

doi:10.1145/2024724.2024942

A closed-form expression for estimating minimum operating voltage (V _DDmin) of CMOS logic gates

Hiroshi Fuketa^*, Satoshi Iida, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

21 Citations (Scopus)

Abstract

In this paper, a closed-form expression for estimating a minimum operating voltage (V_DDmin) of CMOS logic gates is proposed. V_DDmin is defined as the minimum supply voltage at which circuits can operate correctly. V_DDmin of combinational circuits can be written as a linear function of the square-root of logarithm of the number of logic gates and its slope is proportional to the standard deviation of the within-die variation in the threshold voltage difference between PMOS and NMOS transistors. The proposed expression is verified with Monte Carlo simulations using various gate chains. The verification reveals that V_DDmin of inverter chains can be estimated within 11% error. The expression is also verified with silicon measurements in a 65nm CMOS process

Original language	English
Title of host publication	2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	984-989
Number of pages	6
ISBN (Print)	9781450306362
DOIs	https://doi.org/10.1145/2024724.2024942
Publication status	Published - 2011 Jan 1
Externally published	Yes

Publication series

Name	Proceedings - Design Automation Conference
ISSN (Print)	0738-100X

Keywords

Minimum operating voltage
subthreshold circuits
variations

ASJC Scopus subject areas

Computer Science Applications
Control and Systems Engineering
Electrical and Electronic Engineering
Modelling and Simulation

Access to Document

10.1145/2024724.2024942

Cite this

Fuketa, H., Iida, S., Yasufuku, T., Takamiya, M., Nomura, M., Shinohara, H., & Sakurai, T. (2011). A closed-form expression for estimating minimum operating voltage (V _DDmin) of CMOS logic gates. In 2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011 (pp. 984-989). [5981890] (Proceedings - Design Automation Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/2024724.2024942

A closed-form expression for estimating minimum operating voltage (V _DDmin) of CMOS logic gates. / Fuketa, Hiroshi; Iida, Satoshi; Yasufuku, Tadashi et al.

2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011. Institute of Electrical and Electronics Engineers Inc., 2011. p. 984-989 5981890 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Fuketa, H, Iida, S, Yasufuku, T, Takamiya, M, Nomura, M, Shinohara, H & Sakurai, T 2011, A closed-form expression for estimating minimum operating voltage (V _DDmin) of CMOS logic gates. in 2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011., 5981890, Proceedings - Design Automation Conference, Institute of Electrical and Electronics Engineers Inc., pp. 984-989. https://doi.org/10.1145/2024724.2024942

Fuketa H, Iida S, Yasufuku T, Takamiya M, Nomura M, Shinohara H et al. A closed-form expression for estimating minimum operating voltage (V _DDmin) of CMOS logic gates. In 2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011. Institute of Electrical and Electronics Engineers Inc. 2011. p. 984-989. 5981890. (Proceedings - Design Automation Conference). doi: 10.1145/2024724.2024942

@inproceedings{f41212e4a0284f758afaaa21dcaeaf2f,

title = "A closed-form expression for estimating minimum operating voltage (V DDmin) of CMOS logic gates",

abstract = "In this paper, a closed-form expression for estimating a minimum operating voltage (VDDmin) of CMOS logic gates is proposed. VDDmin is defined as the minimum supply voltage at which circuits can operate correctly. VDDmin of combinational circuits can be written as a linear function of the square-root of logarithm of the number of logic gates and its slope is proportional to the standard deviation of the within-die variation in the threshold voltage difference between PMOS and NMOS transistors. The proposed expression is verified with Monte Carlo simulations using various gate chains. The verification reveals that VDDmin of inverter chains can be estimated within 11% error. The expression is also verified with silicon measurements in a 65nm CMOS process",

keywords = "Minimum operating voltage, subthreshold circuits, variations",

author = "Hiroshi Fuketa and Satoshi Iida and Tadashi Yasufuku and Makoto Takamiya and Masahiro Nomura and Hirofumi Shinohara and Takayasu Sakurai",

year = "2011",

month = jan,

day = "1",

doi = "10.1145/2024724.2024942",

language = "English",

isbn = "9781450306362",

series = "Proceedings - Design Automation Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "984--989",

booktitle = "2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011",

}

TY - GEN

T1 - A closed-form expression for estimating minimum operating voltage (V DDmin) of CMOS logic gates

AU - Fuketa, Hiroshi

AU - Iida, Satoshi

AU - Yasufuku, Tadashi

AU - Takamiya, Makoto

AU - Nomura, Masahiro

AU - Shinohara, Hirofumi

AU - Sakurai, Takayasu

PY - 2011/1/1

Y1 - 2011/1/1

N2 - In this paper, a closed-form expression for estimating a minimum operating voltage (VDDmin) of CMOS logic gates is proposed. VDDmin is defined as the minimum supply voltage at which circuits can operate correctly. VDDmin of combinational circuits can be written as a linear function of the square-root of logarithm of the number of logic gates and its slope is proportional to the standard deviation of the within-die variation in the threshold voltage difference between PMOS and NMOS transistors. The proposed expression is verified with Monte Carlo simulations using various gate chains. The verification reveals that VDDmin of inverter chains can be estimated within 11% error. The expression is also verified with silicon measurements in a 65nm CMOS process

AB - In this paper, a closed-form expression for estimating a minimum operating voltage (VDDmin) of CMOS logic gates is proposed. VDDmin is defined as the minimum supply voltage at which circuits can operate correctly. VDDmin of combinational circuits can be written as a linear function of the square-root of logarithm of the number of logic gates and its slope is proportional to the standard deviation of the within-die variation in the threshold voltage difference between PMOS and NMOS transistors. The proposed expression is verified with Monte Carlo simulations using various gate chains. The verification reveals that VDDmin of inverter chains can be estimated within 11% error. The expression is also verified with silicon measurements in a 65nm CMOS process

KW - Minimum operating voltage

KW - subthreshold circuits

KW - variations

UR - http://www.scopus.com/inward/record.url?scp=80052658521&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052658521&partnerID=8YFLogxK

U2 - 10.1145/2024724.2024942

DO - 10.1145/2024724.2024942

M3 - Conference contribution

AN - SCOPUS:80052658521

SN - 9781450306362

T3 - Proceedings - Design Automation Conference

SP - 984

EP - 989

BT - 2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011

PB - Institute of Electrical and Electronics Engineers Inc.

ER -