A combined SAO and de-blocking filter architecture for HEVC video decoder

Jiayi Zhu, Dajiang Zhou, Gang He, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

21 Citations (Scopus)

Abstract

The up-coming video compression standard, high efficiency video coding (HEVC), reduces 50% bit rates in encoding video sequences with same picture quality compared to H.264/AVC. In the in-loop filter (LF) part of HEVC, sample adaptive offset (SAO) is newly added and de-blocking filter (DBF) has been changed a lot. Thus how to construct a high speed and low cost VLSI architecture for HEVC SAO and de-blocking filter is a challenge. In this article, we propose a HEVC LF architecture composed of fully utilized de-blocking filter and SAO. Block based SAO and DBF are employed in this architecture to achieve seamless pipeline between them. The implementation results show that it can be synthesized to 240MHz with 65nm technology. Thus this solution can process 3.84G pixels/s and support 4320p(7680×4320)@120fps decoding.

Original languageEnglish
Title of host publication2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings
Pages1967-1971
Number of pages5
DOIs
Publication statusPublished - 2013
Event2013 20th IEEE International Conference on Image Processing, ICIP 2013 - Melbourne, VIC
Duration: 2013 Sep 152013 Sep 18

Other

Other2013 20th IEEE International Conference on Image Processing, ICIP 2013
CityMelbourne, VIC
Period13/9/1513/9/18

Fingerprint

Image coding
Image compression
Decoding
Pipelines
Pixels
Costs

Keywords

  • block-layer pipelined
  • DBF
  • fully utilized
  • HEVC
  • SAO

ASJC Scopus subject areas

  • Computer Vision and Pattern Recognition

Cite this

Zhu, J., Zhou, D., He, G., & Goto, S. (2013). A combined SAO and de-blocking filter architecture for HEVC video decoder. In 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings (pp. 1967-1971). [6738405] https://doi.org/10.1109/ICIP.2013.6738405

A combined SAO and de-blocking filter architecture for HEVC video decoder. / Zhu, Jiayi; Zhou, Dajiang; He, Gang; Goto, Satoshi.

2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings. 2013. p. 1967-1971 6738405.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhu, J, Zhou, D, He, G & Goto, S 2013, A combined SAO and de-blocking filter architecture for HEVC video decoder. in 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings., 6738405, pp. 1967-1971, 2013 20th IEEE International Conference on Image Processing, ICIP 2013, Melbourne, VIC, 13/9/15. https://doi.org/10.1109/ICIP.2013.6738405
Zhu J, Zhou D, He G, Goto S. A combined SAO and de-blocking filter architecture for HEVC video decoder. In 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings. 2013. p. 1967-1971. 6738405 https://doi.org/10.1109/ICIP.2013.6738405
Zhu, Jiayi ; Zhou, Dajiang ; He, Gang ; Goto, Satoshi. / A combined SAO and de-blocking filter architecture for HEVC video decoder. 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings. 2013. pp. 1967-1971
@inproceedings{cde405c24a22413d8e53cac910f92ee8,
title = "A combined SAO and de-blocking filter architecture for HEVC video decoder",
abstract = "The up-coming video compression standard, high efficiency video coding (HEVC), reduces 50{\%} bit rates in encoding video sequences with same picture quality compared to H.264/AVC. In the in-loop filter (LF) part of HEVC, sample adaptive offset (SAO) is newly added and de-blocking filter (DBF) has been changed a lot. Thus how to construct a high speed and low cost VLSI architecture for HEVC SAO and de-blocking filter is a challenge. In this article, we propose a HEVC LF architecture composed of fully utilized de-blocking filter and SAO. Block based SAO and DBF are employed in this architecture to achieve seamless pipeline between them. The implementation results show that it can be synthesized to 240MHz with 65nm technology. Thus this solution can process 3.84G pixels/s and support 4320p(7680×4320)@120fps decoding.",
keywords = "block-layer pipelined, DBF, fully utilized, HEVC, SAO",
author = "Jiayi Zhu and Dajiang Zhou and Gang He and Satoshi Goto",
year = "2013",
doi = "10.1109/ICIP.2013.6738405",
language = "English",
isbn = "9781479923410",
pages = "1967--1971",
booktitle = "2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings",

}

TY - GEN

T1 - A combined SAO and de-blocking filter architecture for HEVC video decoder

AU - Zhu, Jiayi

AU - Zhou, Dajiang

AU - He, Gang

AU - Goto, Satoshi

PY - 2013

Y1 - 2013

N2 - The up-coming video compression standard, high efficiency video coding (HEVC), reduces 50% bit rates in encoding video sequences with same picture quality compared to H.264/AVC. In the in-loop filter (LF) part of HEVC, sample adaptive offset (SAO) is newly added and de-blocking filter (DBF) has been changed a lot. Thus how to construct a high speed and low cost VLSI architecture for HEVC SAO and de-blocking filter is a challenge. In this article, we propose a HEVC LF architecture composed of fully utilized de-blocking filter and SAO. Block based SAO and DBF are employed in this architecture to achieve seamless pipeline between them. The implementation results show that it can be synthesized to 240MHz with 65nm technology. Thus this solution can process 3.84G pixels/s and support 4320p(7680×4320)@120fps decoding.

AB - The up-coming video compression standard, high efficiency video coding (HEVC), reduces 50% bit rates in encoding video sequences with same picture quality compared to H.264/AVC. In the in-loop filter (LF) part of HEVC, sample adaptive offset (SAO) is newly added and de-blocking filter (DBF) has been changed a lot. Thus how to construct a high speed and low cost VLSI architecture for HEVC SAO and de-blocking filter is a challenge. In this article, we propose a HEVC LF architecture composed of fully utilized de-blocking filter and SAO. Block based SAO and DBF are employed in this architecture to achieve seamless pipeline between them. The implementation results show that it can be synthesized to 240MHz with 65nm technology. Thus this solution can process 3.84G pixels/s and support 4320p(7680×4320)@120fps decoding.

KW - block-layer pipelined

KW - DBF

KW - fully utilized

KW - HEVC

KW - SAO

UR - http://www.scopus.com/inward/record.url?scp=84897766874&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897766874&partnerID=8YFLogxK

U2 - 10.1109/ICIP.2013.6738405

DO - 10.1109/ICIP.2013.6738405

M3 - Conference contribution

SN - 9781479923410

SP - 1967

EP - 1971

BT - 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings

ER -