A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm

Ji Wen, Yuta Abe, Takeshi Lkenaga, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A partially-parallel decoder architecture for irregular LDPC code targeting high throughput and low cost applications is proposed. The design is based on a novel sum-delta message passing algorithm that facilitates the decoding throughput by removing redundant computations and decreases the hardware cost by optimizing the storage. Techniques such as binary sorting, parallel column operation, high performance pipelining are used to further speed up the message passing procedure. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11% area reduction.

Original languageEnglish
Title of host publicationProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
Pages207-212
Number of pages6
DOIs
Publication statusPublished - 2008
EventGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008 - Orlando, FL
Duration: 2008 Mar 42008 Mar 6

Other

OtherGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008
CityOrlando, FL
Period08/3/408/3/6

Fingerprint

Message passing
Throughput
Costs
Parallel architectures
Sorting
Decoding
Hardware

Keywords

  • LDPC
  • Message passing algorithm

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Wen, J., Abe, Y., Lkenaga, T., & Goto, S. (2008). A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm. In Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI (pp. 207-212) https://doi.org/10.1145/1366110.1366161

A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm. / Wen, Ji; Abe, Yuta; Lkenaga, Takeshi; Goto, Satoshi.

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2008. p. 207-212.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Wen, J, Abe, Y, Lkenaga, T & Goto, S 2008, A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm. in Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. pp. 207-212, GLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008, Orlando, FL, 08/3/4. https://doi.org/10.1145/1366110.1366161
Wen J, Abe Y, Lkenaga T, Goto S. A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm. In Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2008. p. 207-212 https://doi.org/10.1145/1366110.1366161
Wen, Ji ; Abe, Yuta ; Lkenaga, Takeshi ; Goto, Satoshi. / A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2008. pp. 207-212
@inproceedings{83a8fa13acd84b76979925075241ad24,
title = "A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm",
abstract = "A partially-parallel decoder architecture for irregular LDPC code targeting high throughput and low cost applications is proposed. The design is based on a novel sum-delta message passing algorithm that facilitates the decoding throughput by removing redundant computations and decreases the hardware cost by optimizing the storage. Techniques such as binary sorting, parallel column operation, high performance pipelining are used to further speed up the message passing procedure. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11{\%} area reduction.",
keywords = "LDPC, Message passing algorithm",
author = "Ji Wen and Yuta Abe and Takeshi Lkenaga and Satoshi Goto",
year = "2008",
doi = "10.1145/1366110.1366161",
language = "English",
isbn = "9781595939999",
pages = "207--212",
booktitle = "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",

}

TY - GEN

T1 - A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm

AU - Wen, Ji

AU - Abe, Yuta

AU - Lkenaga, Takeshi

AU - Goto, Satoshi

PY - 2008

Y1 - 2008

N2 - A partially-parallel decoder architecture for irregular LDPC code targeting high throughput and low cost applications is proposed. The design is based on a novel sum-delta message passing algorithm that facilitates the decoding throughput by removing redundant computations and decreases the hardware cost by optimizing the storage. Techniques such as binary sorting, parallel column operation, high performance pipelining are used to further speed up the message passing procedure. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11% area reduction.

AB - A partially-parallel decoder architecture for irregular LDPC code targeting high throughput and low cost applications is proposed. The design is based on a novel sum-delta message passing algorithm that facilitates the decoding throughput by removing redundant computations and decreases the hardware cost by optimizing the storage. Techniques such as binary sorting, parallel column operation, high performance pipelining are used to further speed up the message passing procedure. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11% area reduction.

KW - LDPC

KW - Message passing algorithm

UR - http://www.scopus.com/inward/record.url?scp=56749140685&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=56749140685&partnerID=8YFLogxK

U2 - 10.1145/1366110.1366161

DO - 10.1145/1366110.1366161

M3 - Conference contribution

SN - 9781595939999

SP - 207

EP - 212

BT - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

ER -