A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS

Cuilin Chen, Xiao Xu, Toshihiko Yoshimasu

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

A DC-50 GHz Single-Pole Double-Throw (SPDT) switch IC is designed, fabricated and fully evaluated on wafer in 40-nm SOI CMOS. The insertion loss of the SPDT switch IC is 0.99 dB at 20 GHz and 1.68 dB at 40 GHz, respectively. From 100 MHz to 50 GHz, the measured isolation is better than 15.8 dB. The input-referred 1-dB compression point (P1dB) is over 20 dBm at 10 GHz.

Original languageEnglish
Title of host publication2017 Asia Pacific Microwave Conference, APMC 2017 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages5-8
Number of pages4
VolumePart F134147
ISBN (Electronic)9781538606407
DOIs
Publication statusPublished - 2018 Jan 8
Event2017 IEEE Asia Pacific Microwave Conference, APMC 2017 - Kuala Lumpur, Malaysia
Duration: 2017 Nov 13 → 2017 Nov 16

Other

Other2017 IEEE Asia Pacific Microwave Conference, APMC 2017
CountryMalaysia
CityKuala Lumpur
Period17/11/13 → 17/11/16

Fingerprint

Insertion losses
Poles
Switches

Keywords

  • broadband
  • high P1dB
  • low insertion loss
  • SOI
  • SPDT switch IC

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Chen, C., Xu, X., & Yoshimasu, T. (2018). A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS. In 2017 Asia Pacific Microwave Conference, APMC 2017 - Proceedings (Vol. Part F134147, pp. 5-8). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/APMC.2017.8251363

A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS. / Chen, Cuilin; Xu, Xiao; Yoshimasu, Toshihiko.

2017 Asia Pacific Microwave Conference, APMC 2017 - Proceedings. Vol. Part F134147 Institute of Electrical and Electronics Engineers Inc., 2018. p. 5-8.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Chen, C, Xu, X & Yoshimasu, T 2018, A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS. in 2017 Asia Pacific Microwave Conference, APMC 2017 - Proceedings. vol. Part F134147, Institute of Electrical and Electronics Engineers Inc., pp. 5-8, 2017 IEEE Asia Pacific Microwave Conference, APMC 2017, Kuala Lumpur, Malaysia, 17/11/13. https://doi.org/10.1109/APMC.2017.8251363
Chen C, Xu X, Yoshimasu T. A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS. In 2017 Asia Pacific Microwave Conference, APMC 2017 - Proceedings. Vol. Part F134147. Institute of Electrical and Electronics Engineers Inc. 2018. p. 5-8 https://doi.org/10.1109/APMC.2017.8251363
Chen, Cuilin ; Xu, Xiao ; Yoshimasu, Toshihiko. / A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS. 2017 Asia Pacific Microwave Conference, APMC 2017 - Proceedings. Vol. Part F134147 Institute of Electrical and Electronics Engineers Inc., 2018. pp. 5-8
@inproceedings{935619d277e0437f8a3555d56292a877,
title = "A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS",
abstract = "A DC-50 GHz Single-Pole Double-Throw (SPDT) switch IC is designed, fabricated and fully evaluated on wafer in 40-nm SOI CMOS. The insertion loss of the SPDT switch IC is 0.99 dB at 20 GHz and 1.68 dB at 40 GHz, respectively. From 100 MHz to 50 GHz, the measured isolation is better than 15.8 dB. The input-referred 1-dB compression point (P1dB) is over 20 dBm at 10 GHz.",
keywords = "broadband, high P1dB, low insertion loss, SOI, SPDT switch IC",
author = "Cuilin Chen and Xiao Xu and Toshihiko Yoshimasu",
year = "2018",
month = "1",
day = "8",
doi = "10.1109/APMC.2017.8251363",
language = "English",
volume = "Part F134147",
pages = "5--8",
booktitle = "2017 Asia Pacific Microwave Conference, APMC 2017 - Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A DC-50 GHz, low insertion loss and high P1dB SPDT switch IC in 40-nm SOI CMOS

AU - Chen, Cuilin

AU - Xu, Xiao

AU - Yoshimasu, Toshihiko

PY - 2018/1/8

Y1 - 2018/1/8

N2 - A DC-50 GHz Single-Pole Double-Throw (SPDT) switch IC is designed, fabricated and fully evaluated on wafer in 40-nm SOI CMOS. The insertion loss of the SPDT switch IC is 0.99 dB at 20 GHz and 1.68 dB at 40 GHz, respectively. From 100 MHz to 50 GHz, the measured isolation is better than 15.8 dB. The input-referred 1-dB compression point (P1dB) is over 20 dBm at 10 GHz.

AB - A DC-50 GHz Single-Pole Double-Throw (SPDT) switch IC is designed, fabricated and fully evaluated on wafer in 40-nm SOI CMOS. The insertion loss of the SPDT switch IC is 0.99 dB at 20 GHz and 1.68 dB at 40 GHz, respectively. From 100 MHz to 50 GHz, the measured isolation is better than 15.8 dB. The input-referred 1-dB compression point (P1dB) is over 20 dBm at 10 GHz.

KW - broadband

KW - high P1dB

KW - low insertion loss

KW - SOI

KW - SPDT switch IC

UR - http://www.scopus.com/inward/record.url?scp=85044750434&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85044750434&partnerID=8YFLogxK

U2 - 10.1109/APMC.2017.8251363

DO - 10.1109/APMC.2017.8251363

M3 - Conference contribution

VL - Part F134147

SP - 5

EP - 8

BT - 2017 Asia Pacific Microwave Conference, APMC 2017 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Access to Document