A delay variation and floorplan aware high-level synthesis algorithm with body biasing

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    In this paper, we propose a delay variation and floorplan aware high-level synthesis algorithm with body biasing, which minimizes the average leakage energy of manufactured chips. To realize a floorplan-oriented high-level synthesis, we utilize a huddle-based distributed register architecture (HDR architecture), one of the DR architectures. HDR architecture divides the chip area into small partitions called a huddle and we can control a body bias voltage for every huddle. During high-level synthesis, we iteratively obtain expected leakage energy for every huddle when applying a body bias voltage. A huddle with smaller expected leakage energy contributes to reducing expected leakage energy of the entire circuit but can increase the latency. We assign CDFG nodes in critical paths to the huddles with larger expected leakage energy and those in non-critical paths to the huddles with smaller expected leakage energy. We expect to minimize the entire leakage energy in a manufactured chip without increasing its latency. Experimental results show that our algorithm reduces the average leakage energy by up to 38.9% without latency and yield degradation compared with typical-case design with body biasing.

    Original languageEnglish
    Title of host publicationProceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016
    PublisherIEEE Computer Society
    Pages75-80
    Number of pages6
    Volume2016-May
    ISBN (Electronic)9781509012138
    DOIs
    Publication statusPublished - 2016 May 25
    Event17th International Symposium on Quality Electronic Design, ISQED 2016 - Santa Clara, United States
    Duration: 2016 Mar 152016 Mar 16

    Other

    Other17th International Symposium on Quality Electronic Design, ISQED 2016
    CountryUnited States
    CitySanta Clara
    Period16/3/1516/3/16

    Fingerprint

    Bias voltage
    Degradation
    Networks (circuits)
    High level synthesis

    Keywords

    • body biasing
    • delay variation
    • floorplan
    • high-level synthesis
    • interconnection delay

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering
    • Safety, Risk, Reliability and Quality

    Cite this

    Igawa, K., Shi, Y., Yanagisawa, M., & Togawa, N. (2016). A delay variation and floorplan aware high-level synthesis algorithm with body biasing. In Proceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016 (Vol. 2016-May, pp. 75-80). [7479179] IEEE Computer Society. https://doi.org/10.1109/ISQED.2016.7479179

    A delay variation and floorplan aware high-level synthesis algorithm with body biasing. / Igawa, Koki; Shi, Youhua; Yanagisawa, Masao; Togawa, Nozomu.

    Proceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016. Vol. 2016-May IEEE Computer Society, 2016. p. 75-80 7479179.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Igawa, K, Shi, Y, Yanagisawa, M & Togawa, N 2016, A delay variation and floorplan aware high-level synthesis algorithm with body biasing. in Proceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016. vol. 2016-May, 7479179, IEEE Computer Society, pp. 75-80, 17th International Symposium on Quality Electronic Design, ISQED 2016, Santa Clara, United States, 16/3/15. https://doi.org/10.1109/ISQED.2016.7479179
    Igawa K, Shi Y, Yanagisawa M, Togawa N. A delay variation and floorplan aware high-level synthesis algorithm with body biasing. In Proceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016. Vol. 2016-May. IEEE Computer Society. 2016. p. 75-80. 7479179 https://doi.org/10.1109/ISQED.2016.7479179
    Igawa, Koki ; Shi, Youhua ; Yanagisawa, Masao ; Togawa, Nozomu. / A delay variation and floorplan aware high-level synthesis algorithm with body biasing. Proceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016. Vol. 2016-May IEEE Computer Society, 2016. pp. 75-80
    @inproceedings{a2a25badf4354a66b88ec1dfb51b8e0a,
    title = "A delay variation and floorplan aware high-level synthesis algorithm with body biasing",
    abstract = "In this paper, we propose a delay variation and floorplan aware high-level synthesis algorithm with body biasing, which minimizes the average leakage energy of manufactured chips. To realize a floorplan-oriented high-level synthesis, we utilize a huddle-based distributed register architecture (HDR architecture), one of the DR architectures. HDR architecture divides the chip area into small partitions called a huddle and we can control a body bias voltage for every huddle. During high-level synthesis, we iteratively obtain expected leakage energy for every huddle when applying a body bias voltage. A huddle with smaller expected leakage energy contributes to reducing expected leakage energy of the entire circuit but can increase the latency. We assign CDFG nodes in critical paths to the huddles with larger expected leakage energy and those in non-critical paths to the huddles with smaller expected leakage energy. We expect to minimize the entire leakage energy in a manufactured chip without increasing its latency. Experimental results show that our algorithm reduces the average leakage energy by up to 38.9{\%} without latency and yield degradation compared with typical-case design with body biasing.",
    keywords = "body biasing, delay variation, floorplan, high-level synthesis, interconnection delay",
    author = "Koki Igawa and Youhua Shi and Masao Yanagisawa and Nozomu Togawa",
    year = "2016",
    month = "5",
    day = "25",
    doi = "10.1109/ISQED.2016.7479179",
    language = "English",
    volume = "2016-May",
    pages = "75--80",
    booktitle = "Proceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016",
    publisher = "IEEE Computer Society",
    address = "United States",

    }

    TY - GEN

    T1 - A delay variation and floorplan aware high-level synthesis algorithm with body biasing

    AU - Igawa, Koki

    AU - Shi, Youhua

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2016/5/25

    Y1 - 2016/5/25

    N2 - In this paper, we propose a delay variation and floorplan aware high-level synthesis algorithm with body biasing, which minimizes the average leakage energy of manufactured chips. To realize a floorplan-oriented high-level synthesis, we utilize a huddle-based distributed register architecture (HDR architecture), one of the DR architectures. HDR architecture divides the chip area into small partitions called a huddle and we can control a body bias voltage for every huddle. During high-level synthesis, we iteratively obtain expected leakage energy for every huddle when applying a body bias voltage. A huddle with smaller expected leakage energy contributes to reducing expected leakage energy of the entire circuit but can increase the latency. We assign CDFG nodes in critical paths to the huddles with larger expected leakage energy and those in non-critical paths to the huddles with smaller expected leakage energy. We expect to minimize the entire leakage energy in a manufactured chip without increasing its latency. Experimental results show that our algorithm reduces the average leakage energy by up to 38.9% without latency and yield degradation compared with typical-case design with body biasing.

    AB - In this paper, we propose a delay variation and floorplan aware high-level synthesis algorithm with body biasing, which minimizes the average leakage energy of manufactured chips. To realize a floorplan-oriented high-level synthesis, we utilize a huddle-based distributed register architecture (HDR architecture), one of the DR architectures. HDR architecture divides the chip area into small partitions called a huddle and we can control a body bias voltage for every huddle. During high-level synthesis, we iteratively obtain expected leakage energy for every huddle when applying a body bias voltage. A huddle with smaller expected leakage energy contributes to reducing expected leakage energy of the entire circuit but can increase the latency. We assign CDFG nodes in critical paths to the huddles with larger expected leakage energy and those in non-critical paths to the huddles with smaller expected leakage energy. We expect to minimize the entire leakage energy in a manufactured chip without increasing its latency. Experimental results show that our algorithm reduces the average leakage energy by up to 38.9% without latency and yield degradation compared with typical-case design with body biasing.

    KW - body biasing

    KW - delay variation

    KW - floorplan

    KW - high-level synthesis

    KW - interconnection delay

    UR - http://www.scopus.com/inward/record.url?scp=84973890067&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84973890067&partnerID=8YFLogxK

    U2 - 10.1109/ISQED.2016.7479179

    DO - 10.1109/ISQED.2016.7479179

    M3 - Conference contribution

    AN - SCOPUS:84973890067

    VL - 2016-May

    SP - 75

    EP - 80

    BT - Proceedings of the 17th International Symposium on Quality Electronic Design, ISQED 2016

    PB - IEEE Computer Society

    ER -