A fast lock phase-locked loop using a continuous-time phase frequency detector

Jun Pan, Tsutomu Yoshihara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)

    Abstract

    A continuous-time phase frequency detector (PFD) based on the conventional tri-state PFD is proposed for fast lock charge pump phase-locked loops (CPPLLs) in this paper. The locking time of the PLL can be substantially reduced with the proposed continuous-time scheme. During the period that the best tracing and acquisition properties are required, the bandwidth of the PLL can be increased to decrease the locking time with the proposed continuous-time PFD. Afterwards, the bandwidth of the PLL is recovered to the original value to minimize output jitter due to external noise. Any conventional tri-state PFDs can be improved with the proposed continuous-time architecture. The proposed architecture is realized in a standard CMOS 0.35 μm technology. The simulation results demonstrate that the proposed continuous-time PFD is effective to get more speedy locking time.

    Original languageEnglish
    Title of host publicationIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007
    Pages393-396
    Number of pages4
    DOIs
    Publication statusPublished - 2007
    EventIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007 - Tainan
    Duration: 2007 Dec 202007 Dec 22

    Other

    OtherIEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007
    CityTainan
    Period07/12/2007/12/22

    Fingerprint

    Phase locked loops
    Detectors
    Bandwidth
    Jitter
    Pumps

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Electronic, Optical and Magnetic Materials

    Cite this

    Pan, J., & Yoshihara, T. (2007). A fast lock phase-locked loop using a continuous-time phase frequency detector. In IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007 (pp. 393-396). [4450145] https://doi.org/10.1109/EDSSC.2007.4450145

    A fast lock phase-locked loop using a continuous-time phase frequency detector. / Pan, Jun; Yoshihara, Tsutomu.

    IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007. 2007. p. 393-396 4450145.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Pan, J & Yoshihara, T 2007, A fast lock phase-locked loop using a continuous-time phase frequency detector. in IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007., 4450145, pp. 393-396, IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007, Tainan, 07/12/20. https://doi.org/10.1109/EDSSC.2007.4450145
    Pan J, Yoshihara T. A fast lock phase-locked loop using a continuous-time phase frequency detector. In IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007. 2007. p. 393-396. 4450145 https://doi.org/10.1109/EDSSC.2007.4450145
    Pan, Jun ; Yoshihara, Tsutomu. / A fast lock phase-locked loop using a continuous-time phase frequency detector. IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007. 2007. pp. 393-396
    @inproceedings{2f120e37adc74f7b80c783865ac144e3,
    title = "A fast lock phase-locked loop using a continuous-time phase frequency detector",
    abstract = "A continuous-time phase frequency detector (PFD) based on the conventional tri-state PFD is proposed for fast lock charge pump phase-locked loops (CPPLLs) in this paper. The locking time of the PLL can be substantially reduced with the proposed continuous-time scheme. During the period that the best tracing and acquisition properties are required, the bandwidth of the PLL can be increased to decrease the locking time with the proposed continuous-time PFD. Afterwards, the bandwidth of the PLL is recovered to the original value to minimize output jitter due to external noise. Any conventional tri-state PFDs can be improved with the proposed continuous-time architecture. The proposed architecture is realized in a standard CMOS 0.35 μm technology. The simulation results demonstrate that the proposed continuous-time PFD is effective to get more speedy locking time.",
    author = "Jun Pan and Tsutomu Yoshihara",
    year = "2007",
    doi = "10.1109/EDSSC.2007.4450145",
    language = "English",
    isbn = "1424406374",
    pages = "393--396",
    booktitle = "IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007",

    }

    TY - GEN

    T1 - A fast lock phase-locked loop using a continuous-time phase frequency detector

    AU - Pan, Jun

    AU - Yoshihara, Tsutomu

    PY - 2007

    Y1 - 2007

    N2 - A continuous-time phase frequency detector (PFD) based on the conventional tri-state PFD is proposed for fast lock charge pump phase-locked loops (CPPLLs) in this paper. The locking time of the PLL can be substantially reduced with the proposed continuous-time scheme. During the period that the best tracing and acquisition properties are required, the bandwidth of the PLL can be increased to decrease the locking time with the proposed continuous-time PFD. Afterwards, the bandwidth of the PLL is recovered to the original value to minimize output jitter due to external noise. Any conventional tri-state PFDs can be improved with the proposed continuous-time architecture. The proposed architecture is realized in a standard CMOS 0.35 μm technology. The simulation results demonstrate that the proposed continuous-time PFD is effective to get more speedy locking time.

    AB - A continuous-time phase frequency detector (PFD) based on the conventional tri-state PFD is proposed for fast lock charge pump phase-locked loops (CPPLLs) in this paper. The locking time of the PLL can be substantially reduced with the proposed continuous-time scheme. During the period that the best tracing and acquisition properties are required, the bandwidth of the PLL can be increased to decrease the locking time with the proposed continuous-time PFD. Afterwards, the bandwidth of the PLL is recovered to the original value to minimize output jitter due to external noise. Any conventional tri-state PFDs can be improved with the proposed continuous-time architecture. The proposed architecture is realized in a standard CMOS 0.35 μm technology. The simulation results demonstrate that the proposed continuous-time PFD is effective to get more speedy locking time.

    UR - http://www.scopus.com/inward/record.url?scp=43049160897&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=43049160897&partnerID=8YFLogxK

    U2 - 10.1109/EDSSC.2007.4450145

    DO - 10.1109/EDSSC.2007.4450145

    M3 - Conference contribution

    SN - 1424406374

    SN - 9781424406371

    SP - 393

    EP - 396

    BT - IEEE Conference on Electron Devices and Solid-State Circuits 2007, EDSSC 2007

    ER -