A flexible multi-port RAM compiler for datapath

Hirofumi Shinohara, Noriaki Matsumoto, Kumiko Fujimori, Shuichi Kato

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

A multiport RAM compiler with flexible layout and port-organization has been developed in an 1.0-μm CMOS technology. A novel memory cell scheme with an additional column enable gate yielded a controllability over the aspect ratio of the layout. This compiler generates up to 32K three-port RAM and 16K six-port RAM. Each port operates statically and asynchronously with each other port. The address access times of the generated three-port RAMs are 5.0 ns (1 kb) and 10.0 ns (32 kb), for example.

Original languageEnglish
Title of host publicationProceedings of the Custom Integrated Circuits Conference
PublisherPubl by IEEE
Publication statusPublished - 1990
Externally publishedYes
EventProceedings of the 12th Annual IEEE 1990 Custom Integrated Circuits Conference - CICC '90 - Boston, MA, USA
Duration: 1990 May 131990 May 16

Other

OtherProceedings of the 12th Annual IEEE 1990 Custom Integrated Circuits Conference - CICC '90
CityBoston, MA, USA
Period90/5/1390/5/16

Fingerprint

Random access storage
Controllability
Aspect ratio
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Shinohara, H., Matsumoto, N., Fujimori, K., & Kato, S. (1990). A flexible multi-port RAM compiler for datapath. In Proceedings of the Custom Integrated Circuits Conference Publ by IEEE.

A flexible multi-port RAM compiler for datapath. / Shinohara, Hirofumi; Matsumoto, Noriaki; Fujimori, Kumiko; Kato, Shuichi.

Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, 1990.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shinohara, H, Matsumoto, N, Fujimori, K & Kato, S 1990, A flexible multi-port RAM compiler for datapath. in Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, Proceedings of the 12th Annual IEEE 1990 Custom Integrated Circuits Conference - CICC '90, Boston, MA, USA, 90/5/13.
Shinohara H, Matsumoto N, Fujimori K, Kato S. A flexible multi-port RAM compiler for datapath. In Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE. 1990
Shinohara, Hirofumi ; Matsumoto, Noriaki ; Fujimori, Kumiko ; Kato, Shuichi. / A flexible multi-port RAM compiler for datapath. Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, 1990.
@inproceedings{50f9bda1ddee47da95886d1bcb89601d,
title = "A flexible multi-port RAM compiler for datapath",
abstract = "A multiport RAM compiler with flexible layout and port-organization has been developed in an 1.0-μm CMOS technology. A novel memory cell scheme with an additional column enable gate yielded a controllability over the aspect ratio of the layout. This compiler generates up to 32K three-port RAM and 16K six-port RAM. Each port operates statically and asynchronously with each other port. The address access times of the generated three-port RAMs are 5.0 ns (1 kb) and 10.0 ns (32 kb), for example.",
author = "Hirofumi Shinohara and Noriaki Matsumoto and Kumiko Fujimori and Shuichi Kato",
year = "1990",
language = "English",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - A flexible multi-port RAM compiler for datapath

AU - Shinohara, Hirofumi

AU - Matsumoto, Noriaki

AU - Fujimori, Kumiko

AU - Kato, Shuichi

PY - 1990

Y1 - 1990

N2 - A multiport RAM compiler with flexible layout and port-organization has been developed in an 1.0-μm CMOS technology. A novel memory cell scheme with an additional column enable gate yielded a controllability over the aspect ratio of the layout. This compiler generates up to 32K three-port RAM and 16K six-port RAM. Each port operates statically and asynchronously with each other port. The address access times of the generated three-port RAMs are 5.0 ns (1 kb) and 10.0 ns (32 kb), for example.

AB - A multiport RAM compiler with flexible layout and port-organization has been developed in an 1.0-μm CMOS technology. A novel memory cell scheme with an additional column enable gate yielded a controllability over the aspect ratio of the layout. This compiler generates up to 32K three-port RAM and 16K six-port RAM. Each port operates statically and asynchronously with each other port. The address access times of the generated three-port RAMs are 5.0 ns (1 kb) and 10.0 ns (32 kb), for example.

UR - http://www.scopus.com/inward/record.url?scp=0025694010&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025694010&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0025694010

BT - Proceedings of the Custom Integrated Circuits Conference

PB - Publ by IEEE

ER -