A Flexible Multiport RAM Compiler for Data Path

Hirofumi Shinohara, Kumiko Fujimori, Yoshiki Tsujihashi, Shuichi Kato, Yasutaka Horiba, Noriaki Matsumoto, Hiroomi Nakao, Akiharu Tada

Research output: Contribution to journalArticlepeer-review

18 Citations (Scopus)


A multiport RAM compiler with flexible layout and port organization has been developed using 1.0-μm CMOS technology. A new memory cell with an additional column-enable gate yielded a controllability over the aspect ratio of the memory cell array. Wide bit-word organization range including 2048 words × 16 b and 512 words × 72 b was also obtained. This compiler generates up to 32K three-port RAM and 16K six-port RAM. In addition to read and write ports, read/write ports are also available. The operations of the ports are fully static and asynchronous to each other. The RAM requires no dc power consumption. The address access times of the generated three-port RAM's are, for example, 5.0 ns for 1K and 11.0 ns for 32K.

Original languageEnglish
Pages (from-to)343-349
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Issue number3
Publication statusPublished - 1991 Mar
Externally publishedYes

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'A Flexible Multiport RAM Compiler for Data Path'. Together they form a unique fingerprint.

Cite this