Fingerprint
Dive into the research topics of 'A floorplan-aware high-level synthesis algorithm for multiplexer reduction targeting FPGA designs'. Together they form a unique fingerprint.- Sort by
- Weight
- Alphabetically
A floorplan-aware high-level synthesis algorithm for multiplexer reduction targeting FPGA designs
Koichi Fujiwara, Shinya Abe, Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
2
Citations
(Scopus)