A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    As process technologies advance, interconnection delays are not negligible even in high-level synthesis and regular-distributed-register (RDR) architecture has been proposed to cope with this problem. In this paper, we propose a floorplan-driven high-level synthesis algorithm using multiple-operation chainings composed of two or more operations, and reduce the overall latency targeting RDR architecture. Our algorithm enumerates multiple-operation-chaining path candidates before performing scheduling/binding. Based on them, we find out optimal ones taking into account RDR floorplan information. Experimental results show that our algorithm successfully reduces the latency by up to 30.4% compared to the conventional approaches.

    Original languageEnglish
    Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Pages2129-2132
    Number of pages4
    Volume2015-July
    ISBN (Print)9781479983919
    DOIs
    Publication statusPublished - 2015 Jul 27
    EventIEEE International Symposium on Circuits and Systems, ISCAS 2015 - Lisbon, Portugal
    Duration: 2015 May 242015 May 27

    Other

    OtherIEEE International Symposium on Circuits and Systems, ISCAS 2015
    CountryPortugal
    CityLisbon
    Period15/5/2415/5/27

    Fingerprint

    Scheduling
    High level synthesis

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    Terada, K., Yanagisawa, M., & Togawa, N. (2015). A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration. In Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 2015-July, pp. 2129-2132). [7169100] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2015.7169100

    A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration. / Terada, Kotaro; Yanagisawa, Masao; Togawa, Nozomu.

    Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2015-July Institute of Electrical and Electronics Engineers Inc., 2015. p. 2129-2132 7169100.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Terada, K, Yanagisawa, M & Togawa, N 2015, A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration. in Proceedings - IEEE International Symposium on Circuits and Systems. vol. 2015-July, 7169100, Institute of Electrical and Electronics Engineers Inc., pp. 2129-2132, IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, 15/5/24. https://doi.org/10.1109/ISCAS.2015.7169100
    Terada K, Yanagisawa M, Togawa N. A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration. In Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2015-July. Institute of Electrical and Electronics Engineers Inc. 2015. p. 2129-2132. 7169100 https://doi.org/10.1109/ISCAS.2015.7169100
    Terada, Kotaro ; Yanagisawa, Masao ; Togawa, Nozomu. / A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration. Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 2015-July Institute of Electrical and Electronics Engineers Inc., 2015. pp. 2129-2132
    @inproceedings{4551fa3d62904b2797e57d4ea57d6922,
    title = "A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration",
    abstract = "As process technologies advance, interconnection delays are not negligible even in high-level synthesis and regular-distributed-register (RDR) architecture has been proposed to cope with this problem. In this paper, we propose a floorplan-driven high-level synthesis algorithm using multiple-operation chainings composed of two or more operations, and reduce the overall latency targeting RDR architecture. Our algorithm enumerates multiple-operation-chaining path candidates before performing scheduling/binding. Based on them, we find out optimal ones taking into account RDR floorplan information. Experimental results show that our algorithm successfully reduces the latency by up to 30.4{\%} compared to the conventional approaches.",
    author = "Kotaro Terada and Masao Yanagisawa and Nozomu Togawa",
    year = "2015",
    month = "7",
    day = "27",
    doi = "10.1109/ISCAS.2015.7169100",
    language = "English",
    isbn = "9781479983919",
    volume = "2015-July",
    pages = "2129--2132",
    booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",

    }

    TY - GEN

    T1 - A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration

    AU - Terada, Kotaro

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2015/7/27

    Y1 - 2015/7/27

    N2 - As process technologies advance, interconnection delays are not negligible even in high-level synthesis and regular-distributed-register (RDR) architecture has been proposed to cope with this problem. In this paper, we propose a floorplan-driven high-level synthesis algorithm using multiple-operation chainings composed of two or more operations, and reduce the overall latency targeting RDR architecture. Our algorithm enumerates multiple-operation-chaining path candidates before performing scheduling/binding. Based on them, we find out optimal ones taking into account RDR floorplan information. Experimental results show that our algorithm successfully reduces the latency by up to 30.4% compared to the conventional approaches.

    AB - As process technologies advance, interconnection delays are not negligible even in high-level synthesis and regular-distributed-register (RDR) architecture has been proposed to cope with this problem. In this paper, we propose a floorplan-driven high-level synthesis algorithm using multiple-operation chainings composed of two or more operations, and reduce the overall latency targeting RDR architecture. Our algorithm enumerates multiple-operation-chaining path candidates before performing scheduling/binding. Based on them, we find out optimal ones taking into account RDR floorplan information. Experimental results show that our algorithm successfully reduces the latency by up to 30.4% compared to the conventional approaches.

    UR - http://www.scopus.com/inward/record.url?scp=84946210325&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84946210325&partnerID=8YFLogxK

    U2 - 10.1109/ISCAS.2015.7169100

    DO - 10.1109/ISCAS.2015.7169100

    M3 - Conference contribution

    AN - SCOPUS:84946210325

    SN - 9781479983919

    VL - 2015-July

    SP - 2129

    EP - 2132

    BT - Proceedings - IEEE International Symposium on Circuits and Systems

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -