A FPGA-based real-time hardware accelerator for orientation calculation part in SIFT

Jingbang Qiu, Ying Lu, Tianci Huang, Takeshi Ikenaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

SIFT is regarded as one of the most powerful feature point detection algorithms in the world. The Orientation Calculation Part, defining major orientation of feature points, enables selected image features to be invariant to rotation changes. In this paper, we propose an FPGA-implementable hardware accelerator for this part. By introducing LUT-Based Square Root Computation and Shifting-Based Orientation Calculation with use of dual-port DDR2 memory access, we achieve to reach real-time process speed, meanwhile keeping high accuracy. By experiment, our system proves to reach Max Clock Frequency of 130.0 MHz, processing up to around 256,000 feature points including memory operations. Compared with conventional work, hardware cost is remained at the same level. Accuracy is kept at 98.9% for over 40,000 feature points from 50 images. Our proposal is suitable for a real-time SIFT system.

Original languageEnglish
Title of host publicationIIH-MSP 2009 - 2009 5th International Conference on Intelligent Information Hiding and Multimedia Signal Processing
Pages1334-1337
Number of pages4
DOIs
Publication statusPublished - 2009 Dec 1
EventIIH-MSP 2009 - 2009 5th International Conference on Intelligent Information Hiding and Multimedia Signal Processing - Kyoto, Japan
Duration: 2009 Sep 122009 Sep 14

Publication series

NameIIH-MSP 2009 - 2009 5th International Conference on Intelligent Information Hiding and Multimedia Signal Processing

Conference

ConferenceIIH-MSP 2009 - 2009 5th International Conference on Intelligent Information Hiding and Multimedia Signal Processing
CountryJapan
CityKyoto
Period09/9/1209/9/14

ASJC Scopus subject areas

  • Computer Science(all)

Fingerprint Dive into the research topics of 'A FPGA-based real-time hardware accelerator for orientation calculation part in SIFT'. Together they form a unique fingerprint.

  • Cite this

    Qiu, J., Lu, Y., Huang, T., & Ikenaga, T. (2009). A FPGA-based real-time hardware accelerator for orientation calculation part in SIFT. In IIH-MSP 2009 - 2009 5th International Conference on Intelligent Information Hiding and Multimedia Signal Processing (pp. 1334-1337). [5337207] (IIH-MSP 2009 - 2009 5th International Conference on Intelligent Information Hiding and Multimedia Signal Processing). https://doi.org/10.1109/IIH-MSP.2009.64