A GIDL-current model for advanced MOSFET technologies without binning

Ryosuke Inagaki*, Norio Sadachika, Dondee Navarro, Mitiko Miura-Mattausch, Yasuaki Inoue

*Corresponding author for this work

    Research output: Contribution to journalArticlepeer-review

    4 Citations (Scopus)


    A GIDL (Gate Induced Drain Leakage) current model for advanced MOS-FETs is proposed and implemented into HiSIM2, complete surface potential based MOSFET model. The model considers two tunneling mechanisms, the band-to-band tunneling and the trap assisted tunneling. Totally 7 model parameters are introduced. Simulation results of NFETs and PFETs reproduce measurements for any device size without binning of model parameters. The influence of the GIDL current is investigated with circuits, which are sensitive to the change of the stored charge due to the GIDL current.

    Original languageEnglish
    Pages (from-to)93-102
    Number of pages10
    JournalIPSJ Transactions on System LSI Design Methodology
    Publication statusPublished - 2009

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Science Applications


    Dive into the research topics of 'A GIDL-current model for advanced MOSFET technologies without binning'. Together they form a unique fingerprint.

    Cite this