A Hardware/Software Cosynthesis System for Processor Cores with Content Addressable Memories

Nozomu Togawa, Takao Totsuka, Tatsuhiko Wakui, Masao Yanagisawa, Tatsuo Ohtsuki

    Research output: Contribution to journalArticle

    Abstract

    Content addressable memory (CAM) is one of the functional memories which realize word-parallel equivalence search. Since a CAM unit is generally used in a particular application program, we consider that appropriate design for CAM units is required depending on the requirements for the application program. This paper proposes a hardware/software cosynthesis system for CAM processors. The input of the system is an application program written in C including CAM functions and a constraint for execution time (or CAM processor area). Its output is hardware descriptions of a synthesized processor and a binary code executed on it. Based on the branch-and-bound method, the system determines which CAM function is realized by a hardware and which CAM function is realized by a software with meeting the given timing constraint (or area constraint) and minimizing the CAM processor area (or execution time of the application program). We expect that we can realize optimal CAM processor design for an application program. Experimental results for several application programs show that we can obtain a CAM processor whose area is minimum with meeting the given timing constraint.

    Original languageEnglish
    Pages (from-to)1082-1092
    Number of pages11
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE86-A
    Issue number5
    Publication statusPublished - 2003 May

    Fingerprint

    Associative storage
    Software System
    Hardware
    Application programs
    Memory Function
    Execution Time
    Timing
    Branch and bound method
    Branch and Bound Method
    Binary codes
    Unit
    Binary Code
    Computer hardware
    Computer systems

    Keywords

    • Content addressable memory
    • Functional memory
    • Hardware/software cosynthesis
    • Hardware/software partitioning
    • Micro processor core

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Hardware and Architecture
    • Information Systems

    Cite this

    A Hardware/Software Cosynthesis System for Processor Cores with Content Addressable Memories. / Togawa, Nozomu; Totsuka, Takao; Wakui, Tatsuhiko; Yanagisawa, Masao; Ohtsuki, Tatsuo.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E86-A, No. 5, 05.2003, p. 1082-1092.

    Research output: Contribution to journalArticle

    @article{40082f809e0142da99bde6693c0d9866,
    title = "A Hardware/Software Cosynthesis System for Processor Cores with Content Addressable Memories",
    abstract = "Content addressable memory (CAM) is one of the functional memories which realize word-parallel equivalence search. Since a CAM unit is generally used in a particular application program, we consider that appropriate design for CAM units is required depending on the requirements for the application program. This paper proposes a hardware/software cosynthesis system for CAM processors. The input of the system is an application program written in C including CAM functions and a constraint for execution time (or CAM processor area). Its output is hardware descriptions of a synthesized processor and a binary code executed on it. Based on the branch-and-bound method, the system determines which CAM function is realized by a hardware and which CAM function is realized by a software with meeting the given timing constraint (or area constraint) and minimizing the CAM processor area (or execution time of the application program). We expect that we can realize optimal CAM processor design for an application program. Experimental results for several application programs show that we can obtain a CAM processor whose area is minimum with meeting the given timing constraint.",
    keywords = "Content addressable memory, Functional memory, Hardware/software cosynthesis, Hardware/software partitioning, Micro processor core",
    author = "Nozomu Togawa and Takao Totsuka and Tatsuhiko Wakui and Masao Yanagisawa and Tatsuo Ohtsuki",
    year = "2003",
    month = "5",
    language = "English",
    volume = "E86-A",
    pages = "1082--1092",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "5",

    }

    TY - JOUR

    T1 - A Hardware/Software Cosynthesis System for Processor Cores with Content Addressable Memories

    AU - Togawa, Nozomu

    AU - Totsuka, Takao

    AU - Wakui, Tatsuhiko

    AU - Yanagisawa, Masao

    AU - Ohtsuki, Tatsuo

    PY - 2003/5

    Y1 - 2003/5

    N2 - Content addressable memory (CAM) is one of the functional memories which realize word-parallel equivalence search. Since a CAM unit is generally used in a particular application program, we consider that appropriate design for CAM units is required depending on the requirements for the application program. This paper proposes a hardware/software cosynthesis system for CAM processors. The input of the system is an application program written in C including CAM functions and a constraint for execution time (or CAM processor area). Its output is hardware descriptions of a synthesized processor and a binary code executed on it. Based on the branch-and-bound method, the system determines which CAM function is realized by a hardware and which CAM function is realized by a software with meeting the given timing constraint (or area constraint) and minimizing the CAM processor area (or execution time of the application program). We expect that we can realize optimal CAM processor design for an application program. Experimental results for several application programs show that we can obtain a CAM processor whose area is minimum with meeting the given timing constraint.

    AB - Content addressable memory (CAM) is one of the functional memories which realize word-parallel equivalence search. Since a CAM unit is generally used in a particular application program, we consider that appropriate design for CAM units is required depending on the requirements for the application program. This paper proposes a hardware/software cosynthesis system for CAM processors. The input of the system is an application program written in C including CAM functions and a constraint for execution time (or CAM processor area). Its output is hardware descriptions of a synthesized processor and a binary code executed on it. Based on the branch-and-bound method, the system determines which CAM function is realized by a hardware and which CAM function is realized by a software with meeting the given timing constraint (or area constraint) and minimizing the CAM processor area (or execution time of the application program). We expect that we can realize optimal CAM processor design for an application program. Experimental results for several application programs show that we can obtain a CAM processor whose area is minimum with meeting the given timing constraint.

    KW - Content addressable memory

    KW - Functional memory

    KW - Hardware/software cosynthesis

    KW - Hardware/software partitioning

    KW - Micro processor core

    UR - http://www.scopus.com/inward/record.url?scp=0141903392&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=0141903392&partnerID=8YFLogxK

    M3 - Article

    VL - E86-A

    SP - 1082

    EP - 1092

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 5

    ER -