A hardware/software partitioning algorithm for digital signal processor cores with two types of register files

Nozomu Togawa, Takashi Sakurai, Masao Yanagisawa, Tatsuo Ohtsuki

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Abstract

This paper proposes a hardware/software partitioning algorithm for digital signal processor cores with two register files. Given a compiled assembly code and a timing constraint of execution time, the proposed algorithm generates a processor core configuration with a new assembly code running on the generated processor core. The proposed algorithm considers two register files and determines the number of registers in each of register files. Moreover the algorithm considers two or more functional units for each arithmetic or logical operation and assigns functional units with small area to a processor core without causing performance penalty. A generated processor core will have small area compared with processor cores which have a single register file or those which have only one functional unit for each operation. The experimental results demonstrate the effectiveness and efficiency of the proposed algorithm.

Original languageEnglish
Pages544-547
Number of pages4
Publication statusPublished - 2000 Dec 1
Event2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems - Tianjin, China
Duration: 2000 Dec 42000 Dec 6

Conference

Conference2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems
CountryChina
CityTianjin
Period00/12/400/12/6

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A hardware/software partitioning algorithm for digital signal processor cores with two types of register files'. Together they form a unique fingerprint.

  • Cite this

    Togawa, N., Sakurai, T., Yanagisawa, M., & Ohtsuki, T. (2000). A hardware/software partitioning algorithm for digital signal processor cores with two types of register files. 544-547. Paper presented at 2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems, Tianjin, China.