A Hardware/Software Partitioning Algorithm for Processor Cores with Packed SIMD-Type Instructions

Nozomu Togawa, Koichi Tachikake, Yuichiro Miyaoka, Masao Yanagisawa, Tatsuo Ohtsuki

    Research output: Contribution to journalArticle

    2 Citations (Scopus)

    Abstract

    This letter proposes a new hardware/software partitioning algorithm for processor cores with SIMD instructions. Given a compiled assembly code including SIMD instructions and a timing constraint, the proposed algorithm synthesizes an area-optimized processor core with a new assembly code. Firstly, we assume for each operation type a super SIMD functional unit which can execute all the SIMD instructions. Secondly we reduce a SIMD instruction or "sub-function" of each super functional unit, one by one, while the timing constraint is satisfied. At the same time, we update the assembly code so that it can run on the new processor configuration. By repeating this process, we finally find SIMD functional unit configuration as well as a processor core architecture. The promising experimental results are also shown.

    Original languageEnglish
    Pages (from-to)3218-3224
    Number of pages7
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE86-A
    Issue number12
    Publication statusPublished - 2003 Dec

    Fingerprint

    Hardware/software Partitioning
    Hardware
    Unit
    Timing
    Configuration
    Update
    Experimental Results

    Keywords

    • DSP processor
    • Hardware/software cosynthesis
    • Hardware/software partitioning
    • Packed SIMD type instruction
    • Processor synthesis

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Hardware and Architecture
    • Information Systems

    Cite this

    A Hardware/Software Partitioning Algorithm for Processor Cores with Packed SIMD-Type Instructions. / Togawa, Nozomu; Tachikake, Koichi; Miyaoka, Yuichiro; Yanagisawa, Masao; Ohtsuki, Tatsuo.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E86-A, No. 12, 12.2003, p. 3218-3224.

    Research output: Contribution to journalArticle

    @article{06e9aa2da26349f2944164e4a5d0603c,
    title = "A Hardware/Software Partitioning Algorithm for Processor Cores with Packed SIMD-Type Instructions",
    abstract = "This letter proposes a new hardware/software partitioning algorithm for processor cores with SIMD instructions. Given a compiled assembly code including SIMD instructions and a timing constraint, the proposed algorithm synthesizes an area-optimized processor core with a new assembly code. Firstly, we assume for each operation type a super SIMD functional unit which can execute all the SIMD instructions. Secondly we reduce a SIMD instruction or {"}sub-function{"} of each super functional unit, one by one, while the timing constraint is satisfied. At the same time, we update the assembly code so that it can run on the new processor configuration. By repeating this process, we finally find SIMD functional unit configuration as well as a processor core architecture. The promising experimental results are also shown.",
    keywords = "DSP processor, Hardware/software cosynthesis, Hardware/software partitioning, Packed SIMD type instruction, Processor synthesis",
    author = "Nozomu Togawa and Koichi Tachikake and Yuichiro Miyaoka and Masao Yanagisawa and Tatsuo Ohtsuki",
    year = "2003",
    month = "12",
    language = "English",
    volume = "E86-A",
    pages = "3218--3224",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "12",

    }

    TY - JOUR

    T1 - A Hardware/Software Partitioning Algorithm for Processor Cores with Packed SIMD-Type Instructions

    AU - Togawa, Nozomu

    AU - Tachikake, Koichi

    AU - Miyaoka, Yuichiro

    AU - Yanagisawa, Masao

    AU - Ohtsuki, Tatsuo

    PY - 2003/12

    Y1 - 2003/12

    N2 - This letter proposes a new hardware/software partitioning algorithm for processor cores with SIMD instructions. Given a compiled assembly code including SIMD instructions and a timing constraint, the proposed algorithm synthesizes an area-optimized processor core with a new assembly code. Firstly, we assume for each operation type a super SIMD functional unit which can execute all the SIMD instructions. Secondly we reduce a SIMD instruction or "sub-function" of each super functional unit, one by one, while the timing constraint is satisfied. At the same time, we update the assembly code so that it can run on the new processor configuration. By repeating this process, we finally find SIMD functional unit configuration as well as a processor core architecture. The promising experimental results are also shown.

    AB - This letter proposes a new hardware/software partitioning algorithm for processor cores with SIMD instructions. Given a compiled assembly code including SIMD instructions and a timing constraint, the proposed algorithm synthesizes an area-optimized processor core with a new assembly code. Firstly, we assume for each operation type a super SIMD functional unit which can execute all the SIMD instructions. Secondly we reduce a SIMD instruction or "sub-function" of each super functional unit, one by one, while the timing constraint is satisfied. At the same time, we update the assembly code so that it can run on the new processor configuration. By repeating this process, we finally find SIMD functional unit configuration as well as a processor core architecture. The promising experimental results are also shown.

    KW - DSP processor

    KW - Hardware/software cosynthesis

    KW - Hardware/software partitioning

    KW - Packed SIMD type instruction

    KW - Processor synthesis

    UR - http://www.scopus.com/inward/record.url?scp=0842288997&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=0842288997&partnerID=8YFLogxK

    M3 - Article

    VL - E86-A

    SP - 3218

    EP - 3224

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 12

    ER -