A high efficiency and high linearity power amplifier utilizing postlinearization technique for 5.8 GHz DSRC applications

Qing Liu, Sun Jiangtao, Yong Ju Shu, Koji Horie, Nobuyuki Itoh, Toshihiko Yoshimasu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

In this paper, a post-linearization technique of cascode CMOS power amplifier is presented. The proposed method adopts two cascode FET, one operates in class AB mode and the other works near class B mode, which absorbs the nonlinear current of third-order intermodulation distortion (IMD). The proposed method is investigated for 5.8 GHz Dedicated Short Range Communication (DSRC) applications, and fabricated by 0.13 μm CMOS process. The measured results show that the proposed power amplifier exhibited a power gain of 11.5 dB, an output power of 1 dB compression point (P1dB) of 17.3 dBm, a power added efficiency (PAE) of 32% at P1dB with a low voltage operation of 2.0 V. The improvement in IMD of 6 dB over large output power range and a maximum improvement of 12 dB were achieved.

Original languageEnglish
Title of host publication2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011
Pages45-48
Number of pages4
DOIs
Publication statusPublished - 2011
Event2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011 - Phoenix, AZ
Duration: 2011 Jan 162011 Jan 19

Other

Other2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011
CityPhoenix, AZ
Period11/1/1611/1/19

Fingerprint

Dedicated short range communications
Intermodulation distortion
Power amplifiers
Field effect transistors
Linearization
Electric potential

Keywords

  • CMOS power amplifier
  • DSRC
  • IMD
  • Post-linearization technique

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Liu, Q., Jiangtao, S., Shu, Y. J., Horie, K., Itoh, N., & Yoshimasu, T. (2011). A high efficiency and high linearity power amplifier utilizing postlinearization technique for 5.8 GHz DSRC applications. In 2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011 (pp. 45-48). [5725375] https://doi.org/10.1109/PAWR.2011.5725375

A high efficiency and high linearity power amplifier utilizing postlinearization technique for 5.8 GHz DSRC applications. / Liu, Qing; Jiangtao, Sun; Shu, Yong Ju; Horie, Koji; Itoh, Nobuyuki; Yoshimasu, Toshihiko.

2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011. 2011. p. 45-48 5725375.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, Q, Jiangtao, S, Shu, YJ, Horie, K, Itoh, N & Yoshimasu, T 2011, A high efficiency and high linearity power amplifier utilizing postlinearization technique for 5.8 GHz DSRC applications. in 2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011., 5725375, pp. 45-48, 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011, Phoenix, AZ, 11/1/16. https://doi.org/10.1109/PAWR.2011.5725375
Liu Q, Jiangtao S, Shu YJ, Horie K, Itoh N, Yoshimasu T. A high efficiency and high linearity power amplifier utilizing postlinearization technique for 5.8 GHz DSRC applications. In 2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011. 2011. p. 45-48. 5725375 https://doi.org/10.1109/PAWR.2011.5725375
Liu, Qing ; Jiangtao, Sun ; Shu, Yong Ju ; Horie, Koji ; Itoh, Nobuyuki ; Yoshimasu, Toshihiko. / A high efficiency and high linearity power amplifier utilizing postlinearization technique for 5.8 GHz DSRC applications. 2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011. 2011. pp. 45-48
@inproceedings{e15a2a467f9e4d37a40b32ea1e72d5fa,
title = "A high efficiency and high linearity power amplifier utilizing postlinearization technique for 5.8 GHz DSRC applications",
abstract = "In this paper, a post-linearization technique of cascode CMOS power amplifier is presented. The proposed method adopts two cascode FET, one operates in class AB mode and the other works near class B mode, which absorbs the nonlinear current of third-order intermodulation distortion (IMD). The proposed method is investigated for 5.8 GHz Dedicated Short Range Communication (DSRC) applications, and fabricated by 0.13 μm CMOS process. The measured results show that the proposed power amplifier exhibited a power gain of 11.5 dB, an output power of 1 dB compression point (P1dB) of 17.3 dBm, a power added efficiency (PAE) of 32{\%} at P1dB with a low voltage operation of 2.0 V. The improvement in IMD of 6 dB over large output power range and a maximum improvement of 12 dB were achieved.",
keywords = "CMOS power amplifier, DSRC, IMD, Post-linearization technique",
author = "Qing Liu and Sun Jiangtao and Shu, {Yong Ju} and Koji Horie and Nobuyuki Itoh and Toshihiko Yoshimasu",
year = "2011",
doi = "10.1109/PAWR.2011.5725375",
language = "English",
isbn = "9781424476855",
pages = "45--48",
booktitle = "2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011",

}

TY - GEN

T1 - A high efficiency and high linearity power amplifier utilizing postlinearization technique for 5.8 GHz DSRC applications

AU - Liu, Qing

AU - Jiangtao, Sun

AU - Shu, Yong Ju

AU - Horie, Koji

AU - Itoh, Nobuyuki

AU - Yoshimasu, Toshihiko

PY - 2011

Y1 - 2011

N2 - In this paper, a post-linearization technique of cascode CMOS power amplifier is presented. The proposed method adopts two cascode FET, one operates in class AB mode and the other works near class B mode, which absorbs the nonlinear current of third-order intermodulation distortion (IMD). The proposed method is investigated for 5.8 GHz Dedicated Short Range Communication (DSRC) applications, and fabricated by 0.13 μm CMOS process. The measured results show that the proposed power amplifier exhibited a power gain of 11.5 dB, an output power of 1 dB compression point (P1dB) of 17.3 dBm, a power added efficiency (PAE) of 32% at P1dB with a low voltage operation of 2.0 V. The improvement in IMD of 6 dB over large output power range and a maximum improvement of 12 dB were achieved.

AB - In this paper, a post-linearization technique of cascode CMOS power amplifier is presented. The proposed method adopts two cascode FET, one operates in class AB mode and the other works near class B mode, which absorbs the nonlinear current of third-order intermodulation distortion (IMD). The proposed method is investigated for 5.8 GHz Dedicated Short Range Communication (DSRC) applications, and fabricated by 0.13 μm CMOS process. The measured results show that the proposed power amplifier exhibited a power gain of 11.5 dB, an output power of 1 dB compression point (P1dB) of 17.3 dBm, a power added efficiency (PAE) of 32% at P1dB with a low voltage operation of 2.0 V. The improvement in IMD of 6 dB over large output power range and a maximum improvement of 12 dB were achieved.

KW - CMOS power amplifier

KW - DSRC

KW - IMD

KW - Post-linearization technique

UR - http://www.scopus.com/inward/record.url?scp=79953053666&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79953053666&partnerID=8YFLogxK

U2 - 10.1109/PAWR.2011.5725375

DO - 10.1109/PAWR.2011.5725375

M3 - Conference contribution

SN - 9781424476855

SP - 45

EP - 48

BT - 2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Topical Conference on Power Amplifiers for Wireless and Radio Applications, PAWR 2011

ER -