A high-level synthesis algorithm for FPGA designs optimizing critical path with interconnection-delay and clock-skew consideration

Koichi Fujiwara, Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A high-level synthesis algorithm for FPGA designs optimizing critical path with interconnection-delay and clock-skew consideration'. Together they form a unique fingerprint.

Engineering & Materials Science

Physics & Astronomy