A high parallelism LDPC decoder with an early stopping criterion for WiMax and WiFi application

Zhixiang Chen, Xiongxin Zhao, Xiao Peng, Dajiang Zhou, Satoshi Goto

    Research output: Contribution to journalArticle

    4 Citations (Scopus)

    Abstract

    In this paper we propose a synthesizable LDPC decoder IP core for WiMax and WiFi applications. Two new techniques are applied in the proposed decoder to improve the decoding performance. Firstly, a high parallelism permutation network (PN) is proposed to perform the circulant shift according to the parity check matrix (PCM) defined in WiMax and WiFi standards. By using the proposed PN, at most, four independent code frames with small code length are decoded concurrently, which largely improves the decoding throughput (2-4 times). Secondly, a fast early stopping criterion specialized for WiMax and WiFi LDPC code is proposed to reduce the average iteration number. Unlike the early works, by utilizing our proposed stopping criterion, the decoding will be stopped when all the information bits of a code frame are corrected even if there are still some errors in redundant part. Experiment results show that, it can reduce up to 20% iteration numbers compared to popular used stopping criterion.

    Original languageEnglish
    Pages (from-to)292-302
    Number of pages11
    JournalIPSJ Transactions on System LSI Design Methodology
    Volume3
    DOIs
    Publication statusPublished - 2010

    Fingerprint

    Wimax
    Decoding
    Throughput
    Experiments

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Science Applications

    Cite this

    A high parallelism LDPC decoder with an early stopping criterion for WiMax and WiFi application. / Chen, Zhixiang; Zhao, Xiongxin; Peng, Xiao; Zhou, Dajiang; Goto, Satoshi.

    In: IPSJ Transactions on System LSI Design Methodology, Vol. 3, 2010, p. 292-302.

    Research output: Contribution to journalArticle

    Chen, Zhixiang ; Zhao, Xiongxin ; Peng, Xiao ; Zhou, Dajiang ; Goto, Satoshi. / A high parallelism LDPC decoder with an early stopping criterion for WiMax and WiFi application. In: IPSJ Transactions on System LSI Design Methodology. 2010 ; Vol. 3. pp. 292-302.
    @article{28991dca9bcf4b178310f1f80f02894d,
    title = "A high parallelism LDPC decoder with an early stopping criterion for WiMax and WiFi application",
    abstract = "In this paper we propose a synthesizable LDPC decoder IP core for WiMax and WiFi applications. Two new techniques are applied in the proposed decoder to improve the decoding performance. Firstly, a high parallelism permutation network (PN) is proposed to perform the circulant shift according to the parity check matrix (PCM) defined in WiMax and WiFi standards. By using the proposed PN, at most, four independent code frames with small code length are decoded concurrently, which largely improves the decoding throughput (2-4 times). Secondly, a fast early stopping criterion specialized for WiMax and WiFi LDPC code is proposed to reduce the average iteration number. Unlike the early works, by utilizing our proposed stopping criterion, the decoding will be stopped when all the information bits of a code frame are corrected even if there are still some errors in redundant part. Experiment results show that, it can reduce up to 20{\%} iteration numbers compared to popular used stopping criterion.",
    author = "Zhixiang Chen and Xiongxin Zhao and Xiao Peng and Dajiang Zhou and Satoshi Goto",
    year = "2010",
    doi = "10.2197/ipsjtsldm.3.292",
    language = "English",
    volume = "3",
    pages = "292--302",
    journal = "IPSJ Transactions on System LSI Design Methodology",
    issn = "1882-6687",
    publisher = "Information Processing Society of Japan",

    }

    TY - JOUR

    T1 - A high parallelism LDPC decoder with an early stopping criterion for WiMax and WiFi application

    AU - Chen, Zhixiang

    AU - Zhao, Xiongxin

    AU - Peng, Xiao

    AU - Zhou, Dajiang

    AU - Goto, Satoshi

    PY - 2010

    Y1 - 2010

    N2 - In this paper we propose a synthesizable LDPC decoder IP core for WiMax and WiFi applications. Two new techniques are applied in the proposed decoder to improve the decoding performance. Firstly, a high parallelism permutation network (PN) is proposed to perform the circulant shift according to the parity check matrix (PCM) defined in WiMax and WiFi standards. By using the proposed PN, at most, four independent code frames with small code length are decoded concurrently, which largely improves the decoding throughput (2-4 times). Secondly, a fast early stopping criterion specialized for WiMax and WiFi LDPC code is proposed to reduce the average iteration number. Unlike the early works, by utilizing our proposed stopping criterion, the decoding will be stopped when all the information bits of a code frame are corrected even if there are still some errors in redundant part. Experiment results show that, it can reduce up to 20% iteration numbers compared to popular used stopping criterion.

    AB - In this paper we propose a synthesizable LDPC decoder IP core for WiMax and WiFi applications. Two new techniques are applied in the proposed decoder to improve the decoding performance. Firstly, a high parallelism permutation network (PN) is proposed to perform the circulant shift according to the parity check matrix (PCM) defined in WiMax and WiFi standards. By using the proposed PN, at most, four independent code frames with small code length are decoded concurrently, which largely improves the decoding throughput (2-4 times). Secondly, a fast early stopping criterion specialized for WiMax and WiFi LDPC code is proposed to reduce the average iteration number. Unlike the early works, by utilizing our proposed stopping criterion, the decoding will be stopped when all the information bits of a code frame are corrected even if there are still some errors in redundant part. Experiment results show that, it can reduce up to 20% iteration numbers compared to popular used stopping criterion.

    UR - http://www.scopus.com/inward/record.url?scp=79954552523&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=79954552523&partnerID=8YFLogxK

    U2 - 10.2197/ipsjtsldm.3.292

    DO - 10.2197/ipsjtsldm.3.292

    M3 - Article

    AN - SCOPUS:79954552523

    VL - 3

    SP - 292

    EP - 302

    JO - IPSJ Transactions on System LSI Design Methodology

    JF - IPSJ Transactions on System LSI Design Methodology

    SN - 1882-6687

    ER -