A high-performance CABAC encoder architecture for HEVC and H.264/AVC

Jinjia Zhou, Dajiang Zhou, Wei Fei, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Citations (Scopus)

Abstract

This paper presents a high-performance context adaptive binary arithmetic coding (CABAC) architecture for the next-generation UHDTV applications. Its maximum throughput has been enhanced by 31%∼34% with the proposed pre-normalization (prenorm.), hybrid path coverage (HPC), bypass bin splitting (BPBS) and state dual-transition (SDT) schemes. Both the HEVC and H.264/AVC formats can be supported with our architecture by applying a dualstandard binarization design. The proposed CABAC architecture has been silicon proven in a 65nm video encoder chip. It delivers 4.27∼4.40 bins/cycle with synthesized and measured clock rates of 401.5MHz and 330MHz, respectively. Therefore a high performance of 1.452Gbin/s is achieved for real-time UHDTV encoding.

Original languageEnglish
Title of host publication2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings
Pages1568-1572
Number of pages5
DOIs
Publication statusPublished - 2013
Event2013 20th IEEE International Conference on Image Processing, ICIP 2013 - Melbourne, VIC
Duration: 2013 Sep 152013 Sep 18

Other

Other2013 20th IEEE International Conference on Image Processing, ICIP 2013
CityMelbourne, VIC
Period13/9/1513/9/18

Fingerprint

Bins
Clocks
Throughput
Silicon

Keywords

  • CABAC
  • entropy coding
  • HEVC
  • UHDTV

ASJC Scopus subject areas

  • Computer Vision and Pattern Recognition

Cite this

Zhou, J., Zhou, D., Fei, W., & Goto, S. (2013). A high-performance CABAC encoder architecture for HEVC and H.264/AVC. In 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings (pp. 1568-1572). [6738323] https://doi.org/10.1109/ICIP.2013.6738323

A high-performance CABAC encoder architecture for HEVC and H.264/AVC. / Zhou, Jinjia; Zhou, Dajiang; Fei, Wei; Goto, Satoshi.

2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings. 2013. p. 1568-1572 6738323.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhou, J, Zhou, D, Fei, W & Goto, S 2013, A high-performance CABAC encoder architecture for HEVC and H.264/AVC. in 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings., 6738323, pp. 1568-1572, 2013 20th IEEE International Conference on Image Processing, ICIP 2013, Melbourne, VIC, 13/9/15. https://doi.org/10.1109/ICIP.2013.6738323
Zhou J, Zhou D, Fei W, Goto S. A high-performance CABAC encoder architecture for HEVC and H.264/AVC. In 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings. 2013. p. 1568-1572. 6738323 https://doi.org/10.1109/ICIP.2013.6738323
Zhou, Jinjia ; Zhou, Dajiang ; Fei, Wei ; Goto, Satoshi. / A high-performance CABAC encoder architecture for HEVC and H.264/AVC. 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings. 2013. pp. 1568-1572
@inproceedings{b80d083e404e4cb6b5347a75e667ff84,
title = "A high-performance CABAC encoder architecture for HEVC and H.264/AVC",
abstract = "This paper presents a high-performance context adaptive binary arithmetic coding (CABAC) architecture for the next-generation UHDTV applications. Its maximum throughput has been enhanced by 31{\%}∼34{\%} with the proposed pre-normalization (prenorm.), hybrid path coverage (HPC), bypass bin splitting (BPBS) and state dual-transition (SDT) schemes. Both the HEVC and H.264/AVC formats can be supported with our architecture by applying a dualstandard binarization design. The proposed CABAC architecture has been silicon proven in a 65nm video encoder chip. It delivers 4.27∼4.40 bins/cycle with synthesized and measured clock rates of 401.5MHz and 330MHz, respectively. Therefore a high performance of 1.452Gbin/s is achieved for real-time UHDTV encoding.",
keywords = "CABAC, entropy coding, HEVC, UHDTV",
author = "Jinjia Zhou and Dajiang Zhou and Wei Fei and Satoshi Goto",
year = "2013",
doi = "10.1109/ICIP.2013.6738323",
language = "English",
isbn = "9781479923410",
pages = "1568--1572",
booktitle = "2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings",

}

TY - GEN

T1 - A high-performance CABAC encoder architecture for HEVC and H.264/AVC

AU - Zhou, Jinjia

AU - Zhou, Dajiang

AU - Fei, Wei

AU - Goto, Satoshi

PY - 2013

Y1 - 2013

N2 - This paper presents a high-performance context adaptive binary arithmetic coding (CABAC) architecture for the next-generation UHDTV applications. Its maximum throughput has been enhanced by 31%∼34% with the proposed pre-normalization (prenorm.), hybrid path coverage (HPC), bypass bin splitting (BPBS) and state dual-transition (SDT) schemes. Both the HEVC and H.264/AVC formats can be supported with our architecture by applying a dualstandard binarization design. The proposed CABAC architecture has been silicon proven in a 65nm video encoder chip. It delivers 4.27∼4.40 bins/cycle with synthesized and measured clock rates of 401.5MHz and 330MHz, respectively. Therefore a high performance of 1.452Gbin/s is achieved for real-time UHDTV encoding.

AB - This paper presents a high-performance context adaptive binary arithmetic coding (CABAC) architecture for the next-generation UHDTV applications. Its maximum throughput has been enhanced by 31%∼34% with the proposed pre-normalization (prenorm.), hybrid path coverage (HPC), bypass bin splitting (BPBS) and state dual-transition (SDT) schemes. Both the HEVC and H.264/AVC formats can be supported with our architecture by applying a dualstandard binarization design. The proposed CABAC architecture has been silicon proven in a 65nm video encoder chip. It delivers 4.27∼4.40 bins/cycle with synthesized and measured clock rates of 401.5MHz and 330MHz, respectively. Therefore a high performance of 1.452Gbin/s is achieved for real-time UHDTV encoding.

KW - CABAC

KW - entropy coding

KW - HEVC

KW - UHDTV

UR - http://www.scopus.com/inward/record.url?scp=84897751182&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897751182&partnerID=8YFLogxK

U2 - 10.1109/ICIP.2013.6738323

DO - 10.1109/ICIP.2013.6738323

M3 - Conference contribution

AN - SCOPUS:84897751182

SN - 9781479923410

SP - 1568

EP - 1572

BT - 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings

ER -