A high-performance CABAC encoder architecture for HEVC and H.264/AVC

Jinjia Zhou, Dajiang Zhou, Wei Fei, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Citations (Scopus)

Abstract

This paper presents a high-performance context adaptive binary arithmetic coding (CABAC) architecture for the next-generation UHDTV applications. Its maximum throughput has been enhanced by 31%∼34% with the proposed pre-normalization (prenorm.), hybrid path coverage (HPC), bypass bin splitting (BPBS) and state dual-transition (SDT) schemes. Both the HEVC and H.264/AVC formats can be supported with our architecture by applying a dualstandard binarization design. The proposed CABAC architecture has been silicon proven in a 65nm video encoder chip. It delivers 4.27∼4.40 bins/cycle with synthesized and measured clock rates of 401.5MHz and 330MHz, respectively. Therefore a high performance of 1.452Gbin/s is achieved for real-time UHDTV encoding.

Original languageEnglish
Title of host publication2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings
Pages1568-1572
Number of pages5
DOIs
Publication statusPublished - 2013
Event2013 20th IEEE International Conference on Image Processing, ICIP 2013 - Melbourne, VIC
Duration: 2013 Sep 152013 Sep 18

Other

Other2013 20th IEEE International Conference on Image Processing, ICIP 2013
CityMelbourne, VIC
Period13/9/1513/9/18

Keywords

  • CABAC
  • entropy coding
  • HEVC
  • UHDTV

ASJC Scopus subject areas

  • Computer Vision and Pattern Recognition

Fingerprint Dive into the research topics of 'A high-performance CABAC encoder architecture for HEVC and H.264/AVC'. Together they form a unique fingerprint.

  • Cite this

    Zhou, J., Zhou, D., Fei, W., & Goto, S. (2013). A high-performance CABAC encoder architecture for HEVC and H.264/AVC. In 2013 IEEE International Conference on Image Processing, ICIP 2013 - Proceedings (pp. 1568-1572). [6738323] https://doi.org/10.1109/ICIP.2013.6738323