A high-performance circuit design algorithm using data dependent approximation

Kazushi Kawamura; Masao Yanagisawa; Nozomu Togawa

doi:10.1109/ISOCC.2016.7799750

A high-performance circuit design algorithm using data dependent approximation

Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper proposes a high-performance circuit design algorithm using input data dependent approximation. In our algorithm, STEPCs (Suspicious Timing Error Prediction Circuits) are utilized for identifying the paths to be optimized inside a circuit efficiently. Experimental results targeting a set of basic adders show that our algorithm can achieve performance increase by up to 11.1% within the error rate of 2.1% compared to a conventional design technique.

Original language	English
Title of host publication	ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	95-96
Number of pages	2
ISBN (Electronic)	9781467393089
DOIs	https://doi.org/10.1109/ISOCC.2016.7799750
Publication status	Published - 2016 Dec 27
Event	13th International SoC Design Conference, ISOCC 2016 - Jeju, Korea, Republic of Duration: 2016 Oct 23 → 2016 Oct 26

Other

Other	13th International SoC Design Conference, ISOCC 2016
Country	Korea, Republic of
City	Jeju
Period	16/10/23 → 16/10/26

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering
Instrumentation

Access to Document

10.1109/ISOCC.2016.7799750

Fingerprint Dive into the research topics of 'A high-performance circuit design algorithm using data dependent approximation'. Together they form a unique fingerprint.

Cite this

A high-performance circuit design algorithm using data dependent approximation. / Kawamura, Kazushi; Yanagisawa, Masao ; Togawa, Nozomu.

ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. p. 95-96 7799750.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kawamura, K, Yanagisawa, M & Togawa, N 2016, A high-performance circuit design algorithm using data dependent approximation. in ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things., 7799750, Institute of Electrical and Electronics Engineers Inc., pp. 95-96, 13th International SoC Design Conference, ISOCC 2016, Jeju, Korea, Republic of, 16/10/23. https://doi.org/10.1109/ISOCC.2016.7799750

@inproceedings{25808f0fcf5745f889f2c8b4649d467c,

title = "A high-performance circuit design algorithm using data dependent approximation",

abstract = "This paper proposes a high-performance circuit design algorithm using input data dependent approximation. In our algorithm, STEPCs (Suspicious Timing Error Prediction Circuits) are utilized for identifying the paths to be optimized inside a circuit efficiently. Experimental results targeting a set of basic adders show that our algorithm can achieve performance increase by up to 11.1% within the error rate of 2.1% compared to a conventional design technique.",

author = "Kazushi Kawamura and Masao Yanagisawa and Nozomu Togawa",

year = "2016",

month = dec,

day = "27",

doi = "10.1109/ISOCC.2016.7799750",

language = "English",

pages = "95--96",

booktitle = "ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

address = "United States",

note = "13th International SoC Design Conference, ISOCC 2016 ; Conference date: 23-10-2016 Through 26-10-2016",

}

TY - GEN

T1 - A high-performance circuit design algorithm using data dependent approximation

AU - Kawamura, Kazushi

AU - Yanagisawa, Masao

AU - Togawa, Nozomu

PY - 2016/12/27

Y1 - 2016/12/27

N2 - This paper proposes a high-performance circuit design algorithm using input data dependent approximation. In our algorithm, STEPCs (Suspicious Timing Error Prediction Circuits) are utilized for identifying the paths to be optimized inside a circuit efficiently. Experimental results targeting a set of basic adders show that our algorithm can achieve performance increase by up to 11.1% within the error rate of 2.1% compared to a conventional design technique.

AB - This paper proposes a high-performance circuit design algorithm using input data dependent approximation. In our algorithm, STEPCs (Suspicious Timing Error Prediction Circuits) are utilized for identifying the paths to be optimized inside a circuit efficiently. Experimental results targeting a set of basic adders show that our algorithm can achieve performance increase by up to 11.1% within the error rate of 2.1% compared to a conventional design technique.

UR - http://www.scopus.com/inward/record.url?scp=85010409235&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010409235&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2016.7799750

DO - 10.1109/ISOCC.2016.7799750

M3 - Conference contribution

AN - SCOPUS:85010409235

SP - 95

EP - 96

BT - ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 13th International SoC Design Conference, ISOCC 2016

Y2 - 23 October 2016 through 26 October 2016

ER -