A high random-access-data-rate 4MbDRAM with pipeline operation

Tohru Furuyama, Natsuki Kushiyama, Yohji Watanabe, Takashi Ohsawa, Kazuyoshi Muraoka, Yousei Nagahama

Research output: Contribution to conferencePaper

3 Citations (Scopus)

Abstract

A novel circuit technology which introduces a pipeline scheme in a read operation and improves the random-access data rate by roughly 30% is described. This technology has been applied to a 4M DRAM, and the RAM showed a short cycle time of less than 100 ns, i.e., a more than 10-MHz data rate, under the worst operating condition. In addition, a very fast virtual RAS access time of 20 ns has been obtained. Since the pipeline DRAM does not require any new process and/or assembly technologies, it can be added to the standard DRAM family.

Original languageEnglish
Pages9-10
Number of pages2
Publication statusPublished - 1990 Dec 1
Externally publishedYes
Event1990 Symposium on VLSI Circuits - Honolulu, HI, USA
Duration: 1990 Jun 71990 Jun 9

Other

Other1990 Symposium on VLSI Circuits
CityHonolulu, HI, USA
Period90/6/790/6/9

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'A high random-access-data-rate 4MbDRAM with pipeline operation'. Together they form a unique fingerprint.

  • Cite this

    Furuyama, T., Kushiyama, N., Watanabe, Y., Ohsawa, T., Muraoka, K., & Nagahama, Y. (1990). A high random-access-data-rate 4MbDRAM with pipeline operation. 9-10. Paper presented at 1990 Symposium on VLSI Circuits, Honolulu, HI, USA, .