A high speed deblocking filter architecture for H.264/AVC

Jinjia Zhou, Dajiang Zhou, Xun He, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, a high speed deblocking filter architecture for H.264/AVC is proposed to process one macroblock in 48 clock cycles and give real-time support to QFHD (3840x2160)@60fps sequences at less than 100MHz. 4 edge filters organized in 2 groups for simultaneously processing vertical and horizontal edges are applied in this architecture to enhance its throughput. While parallelism increases, pipeline hazards arise owing to the latency of edge filters and data dependency of deblocking algorithm. To solve this problem, a zig-zag processing schedule is proposed to eliminate the pipeline bubbles. Data path of the architecture is then derived according to the processing schedule and optimized through data flow merging, so as to minimize the cost of logic and internal buffer. Meanwhile, the architecture's data input rate is designed to be identical to its throughput, while the transmission order of input data can also match the zig-zag processing schedule. Therefore no intercommunication buffer is required between the deblocking filter and its previous component for speed matching or data reordering. As a result, only one 24x64 two-port SRAM as internal buffer is required in this design. When synthesized with SMIC 130nm process, the architecture costs a gate count of 30.2k, which is competitive considering its high performance.

Original languageEnglish
Title of host publication2009 International SoC Design Conference, ISOCC 2009
Pages63-66
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 International SoC Design Conference, ISOCC 2009 - Busan
Duration: 2009 Nov 222009 Nov 24

Other

Other2009 International SoC Design Conference, ISOCC 2009
CityBusan
Period09/11/2209/11/24

Fingerprint

Processing
Pipelines
Throughput
Static random access storage
Merging
Costs
Clocks
Hazards

Keywords

  • Deblocking
  • H.264/AVC
  • Parallel
  • Ultra high resolution

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Zhou, J., Zhou, D., He, X., & Goto, S. (2009). A high speed deblocking filter architecture for H.264/AVC. In 2009 International SoC Design Conference, ISOCC 2009 (pp. 63-66). [5423872] https://doi.org/10.1109/SOCDC.2009.5423872

A high speed deblocking filter architecture for H.264/AVC. / Zhou, Jinjia; Zhou, Dajiang; He, Xun; Goto, Satoshi.

2009 International SoC Design Conference, ISOCC 2009. 2009. p. 63-66 5423872.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhou, J, Zhou, D, He, X & Goto, S 2009, A high speed deblocking filter architecture for H.264/AVC. in 2009 International SoC Design Conference, ISOCC 2009., 5423872, pp. 63-66, 2009 International SoC Design Conference, ISOCC 2009, Busan, 09/11/22. https://doi.org/10.1109/SOCDC.2009.5423872
Zhou J, Zhou D, He X, Goto S. A high speed deblocking filter architecture for H.264/AVC. In 2009 International SoC Design Conference, ISOCC 2009. 2009. p. 63-66. 5423872 https://doi.org/10.1109/SOCDC.2009.5423872
Zhou, Jinjia ; Zhou, Dajiang ; He, Xun ; Goto, Satoshi. / A high speed deblocking filter architecture for H.264/AVC. 2009 International SoC Design Conference, ISOCC 2009. 2009. pp. 63-66
@inproceedings{a7df2910ceb3449aba5c7aac85fa58b9,
title = "A high speed deblocking filter architecture for H.264/AVC",
abstract = "In this paper, a high speed deblocking filter architecture for H.264/AVC is proposed to process one macroblock in 48 clock cycles and give real-time support to QFHD (3840x2160)@60fps sequences at less than 100MHz. 4 edge filters organized in 2 groups for simultaneously processing vertical and horizontal edges are applied in this architecture to enhance its throughput. While parallelism increases, pipeline hazards arise owing to the latency of edge filters and data dependency of deblocking algorithm. To solve this problem, a zig-zag processing schedule is proposed to eliminate the pipeline bubbles. Data path of the architecture is then derived according to the processing schedule and optimized through data flow merging, so as to minimize the cost of logic and internal buffer. Meanwhile, the architecture's data input rate is designed to be identical to its throughput, while the transmission order of input data can also match the zig-zag processing schedule. Therefore no intercommunication buffer is required between the deblocking filter and its previous component for speed matching or data reordering. As a result, only one 24x64 two-port SRAM as internal buffer is required in this design. When synthesized with SMIC 130nm process, the architecture costs a gate count of 30.2k, which is competitive considering its high performance.",
keywords = "Deblocking, H.264/AVC, Parallel, Ultra high resolution",
author = "Jinjia Zhou and Dajiang Zhou and Xun He and Satoshi Goto",
year = "2009",
doi = "10.1109/SOCDC.2009.5423872",
language = "English",
isbn = "9781424450343",
pages = "63--66",
booktitle = "2009 International SoC Design Conference, ISOCC 2009",

}

TY - GEN

T1 - A high speed deblocking filter architecture for H.264/AVC

AU - Zhou, Jinjia

AU - Zhou, Dajiang

AU - He, Xun

AU - Goto, Satoshi

PY - 2009

Y1 - 2009

N2 - In this paper, a high speed deblocking filter architecture for H.264/AVC is proposed to process one macroblock in 48 clock cycles and give real-time support to QFHD (3840x2160)@60fps sequences at less than 100MHz. 4 edge filters organized in 2 groups for simultaneously processing vertical and horizontal edges are applied in this architecture to enhance its throughput. While parallelism increases, pipeline hazards arise owing to the latency of edge filters and data dependency of deblocking algorithm. To solve this problem, a zig-zag processing schedule is proposed to eliminate the pipeline bubbles. Data path of the architecture is then derived according to the processing schedule and optimized through data flow merging, so as to minimize the cost of logic and internal buffer. Meanwhile, the architecture's data input rate is designed to be identical to its throughput, while the transmission order of input data can also match the zig-zag processing schedule. Therefore no intercommunication buffer is required between the deblocking filter and its previous component for speed matching or data reordering. As a result, only one 24x64 two-port SRAM as internal buffer is required in this design. When synthesized with SMIC 130nm process, the architecture costs a gate count of 30.2k, which is competitive considering its high performance.

AB - In this paper, a high speed deblocking filter architecture for H.264/AVC is proposed to process one macroblock in 48 clock cycles and give real-time support to QFHD (3840x2160)@60fps sequences at less than 100MHz. 4 edge filters organized in 2 groups for simultaneously processing vertical and horizontal edges are applied in this architecture to enhance its throughput. While parallelism increases, pipeline hazards arise owing to the latency of edge filters and data dependency of deblocking algorithm. To solve this problem, a zig-zag processing schedule is proposed to eliminate the pipeline bubbles. Data path of the architecture is then derived according to the processing schedule and optimized through data flow merging, so as to minimize the cost of logic and internal buffer. Meanwhile, the architecture's data input rate is designed to be identical to its throughput, while the transmission order of input data can also match the zig-zag processing schedule. Therefore no intercommunication buffer is required between the deblocking filter and its previous component for speed matching or data reordering. As a result, only one 24x64 two-port SRAM as internal buffer is required in this design. When synthesized with SMIC 130nm process, the architecture costs a gate count of 30.2k, which is competitive considering its high performance.

KW - Deblocking

KW - H.264/AVC

KW - Parallel

KW - Ultra high resolution

UR - http://www.scopus.com/inward/record.url?scp=77951470988&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951470988&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2009.5423872

DO - 10.1109/SOCDC.2009.5423872

M3 - Conference contribution

AN - SCOPUS:77951470988

SN - 9781424450343

SP - 63

EP - 66

BT - 2009 International SoC Design Conference, ISOCC 2009

ER -