A high throughput CABAC encoder design

Wei Fei, Dajiang Zhou, Satoshi Goto

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)

    Abstract

    In this paper, we propose a full hardware encoder architecture for context-based adaptive binary arithmetic coding (CABAC) for Super Hi-vision data that tries to enlarge the throughput of the encoder. CABAC is a crucial part in H.264/AVC main profile that provides a great compression ratio at the expense of high computational complexity. Due to the data dependence between bit-wise processing, the throughput of the encoder is limited. Some techniques have been proposed in the latest encoder architecture designs to improve the speed to meet the need of QFHD or 3DHD applications. While for Super Hi-vision (4320p) case, a throughput of more than 1Gbps is required. While the current designs can only reach a throughput of around 660Mbps. As a result, frame parallelism is a usual but hardware costing way to solve the throughput gap. What's more, frame parallel will also cost frame delay problem, which is crucial in real-time system. This design tries to avoid the frame parallelism and save the power by encoding 4 bins per cycle using only one core, while working at a frequency of 264MHz. The technology used for synthesis is SMIC 90nm. Two main ideas are applied in this design to realize this high throughput.

    Original languageEnglish
    Title of host publicationProceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011
    Pages99-102
    Number of pages4
    DOIs
    Publication statusPublished - 2011
    Event2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011 - Penang
    Duration: 2011 Mar 42011 Mar 6

    Other

    Other2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011
    CityPenang
    Period11/3/411/3/6

    Fingerprint

    Throughput
    Hardware
    Bins
    Real time systems
    Computational complexity
    Processing
    Costs

    Keywords

    • CABAC
    • Encoder
    • High Throughput
    • Super Hi-vision

    ASJC Scopus subject areas

    • Signal Processing

    Cite this

    Fei, W., Zhou, D., & Goto, S. (2011). A high throughput CABAC encoder design. In Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011 (pp. 99-102). [5759851] https://doi.org/10.1109/CSPA.2011.5759851

    A high throughput CABAC encoder design. / Fei, Wei; Zhou, Dajiang; Goto, Satoshi.

    Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011. 2011. p. 99-102 5759851.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Fei, W, Zhou, D & Goto, S 2011, A high throughput CABAC encoder design. in Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011., 5759851, pp. 99-102, 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011, Penang, 11/3/4. https://doi.org/10.1109/CSPA.2011.5759851
    Fei W, Zhou D, Goto S. A high throughput CABAC encoder design. In Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011. 2011. p. 99-102. 5759851 https://doi.org/10.1109/CSPA.2011.5759851
    Fei, Wei ; Zhou, Dajiang ; Goto, Satoshi. / A high throughput CABAC encoder design. Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011. 2011. pp. 99-102
    @inproceedings{68588279cfd2465a9fb60456d38f0e75,
    title = "A high throughput CABAC encoder design",
    abstract = "In this paper, we propose a full hardware encoder architecture for context-based adaptive binary arithmetic coding (CABAC) for Super Hi-vision data that tries to enlarge the throughput of the encoder. CABAC is a crucial part in H.264/AVC main profile that provides a great compression ratio at the expense of high computational complexity. Due to the data dependence between bit-wise processing, the throughput of the encoder is limited. Some techniques have been proposed in the latest encoder architecture designs to improve the speed to meet the need of QFHD or 3DHD applications. While for Super Hi-vision (4320p) case, a throughput of more than 1Gbps is required. While the current designs can only reach a throughput of around 660Mbps. As a result, frame parallelism is a usual but hardware costing way to solve the throughput gap. What's more, frame parallel will also cost frame delay problem, which is crucial in real-time system. This design tries to avoid the frame parallelism and save the power by encoding 4 bins per cycle using only one core, while working at a frequency of 264MHz. The technology used for synthesis is SMIC 90nm. Two main ideas are applied in this design to realize this high throughput.",
    keywords = "CABAC, Encoder, High Throughput, Super Hi-vision",
    author = "Wei Fei and Dajiang Zhou and Satoshi Goto",
    year = "2011",
    doi = "10.1109/CSPA.2011.5759851",
    language = "English",
    isbn = "9781612844145",
    pages = "99--102",
    booktitle = "Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011",

    }

    TY - GEN

    T1 - A high throughput CABAC encoder design

    AU - Fei, Wei

    AU - Zhou, Dajiang

    AU - Goto, Satoshi

    PY - 2011

    Y1 - 2011

    N2 - In this paper, we propose a full hardware encoder architecture for context-based adaptive binary arithmetic coding (CABAC) for Super Hi-vision data that tries to enlarge the throughput of the encoder. CABAC is a crucial part in H.264/AVC main profile that provides a great compression ratio at the expense of high computational complexity. Due to the data dependence between bit-wise processing, the throughput of the encoder is limited. Some techniques have been proposed in the latest encoder architecture designs to improve the speed to meet the need of QFHD or 3DHD applications. While for Super Hi-vision (4320p) case, a throughput of more than 1Gbps is required. While the current designs can only reach a throughput of around 660Mbps. As a result, frame parallelism is a usual but hardware costing way to solve the throughput gap. What's more, frame parallel will also cost frame delay problem, which is crucial in real-time system. This design tries to avoid the frame parallelism and save the power by encoding 4 bins per cycle using only one core, while working at a frequency of 264MHz. The technology used for synthesis is SMIC 90nm. Two main ideas are applied in this design to realize this high throughput.

    AB - In this paper, we propose a full hardware encoder architecture for context-based adaptive binary arithmetic coding (CABAC) for Super Hi-vision data that tries to enlarge the throughput of the encoder. CABAC is a crucial part in H.264/AVC main profile that provides a great compression ratio at the expense of high computational complexity. Due to the data dependence between bit-wise processing, the throughput of the encoder is limited. Some techniques have been proposed in the latest encoder architecture designs to improve the speed to meet the need of QFHD or 3DHD applications. While for Super Hi-vision (4320p) case, a throughput of more than 1Gbps is required. While the current designs can only reach a throughput of around 660Mbps. As a result, frame parallelism is a usual but hardware costing way to solve the throughput gap. What's more, frame parallel will also cost frame delay problem, which is crucial in real-time system. This design tries to avoid the frame parallelism and save the power by encoding 4 bins per cycle using only one core, while working at a frequency of 264MHz. The technology used for synthesis is SMIC 90nm. Two main ideas are applied in this design to realize this high throughput.

    KW - CABAC

    KW - Encoder

    KW - High Throughput

    KW - Super Hi-vision

    UR - http://www.scopus.com/inward/record.url?scp=79957453167&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=79957453167&partnerID=8YFLogxK

    U2 - 10.1109/CSPA.2011.5759851

    DO - 10.1109/CSPA.2011.5759851

    M3 - Conference contribution

    SN - 9781612844145

    SP - 99

    EP - 102

    BT - Proceedings - 2011 IEEE 7th International Colloquium on Signal Processing and Its Applications, CSPA 2011

    ER -