A large-scale, flip-flop RAM imitating a logic LSI for fast development of process technology

Masako Fujii, Koji Nii, Hiroshi Makino, Shigeki Ohbayashi, Motoshige Igarashi, Takeshi Kawamura, Miho Yokota, Nobuhiro Tsuda, Tomoaki Yoshizawa, Toshikazu Tsutsui, Naohiko Takeshita, Naofumi Murata, Tomohiro Tanaka, Takanari Fujiwara, Kyoko Asahina, Masakazu Okada, Kazuo Tomita, Masahiko Takeuchl, Shigehisa Yamamoto, Hiromitsu SugimotoHirofumi Shinohara

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

We propose a new large-scale logic test element group (TEG), called a flip-flop RAM (FF-RAM), to improve the total process quality before and during initial mass production. It is designed to be as convenient as an SRAM for measurement and to imitate a logic LSI. We implemented a 10 Mgates FF-RAM using our 65-nm CMOS process. The FF-RAM enables us to make fail-bit maps (FBM) of logic cells because of its cell array structure as an SRAM. An FF-RAM has an additional structure to detect the open and short failure of upper metal layers. The test results show that it can detect failure locations and layers effortlessly using FBMs. We measured and analyzed it for both the cell arrays and the upper metal layers. Their results provided many important clues to improve our processes. We also measured the neutron-induced soft error rate (SER) of FF-RAM, which is becoming a serious problem as transistors become smaller. We compared the results of the neutron-induced soft error rate to those of previous generations: 180nm, 130 nm, and 90 nm. Because of this TEG, we can considerably shorten the development period for advanced CMOS technology.

Original languageEnglish
Pages (from-to)1338-1347
Number of pages10
JournalIEICE Transactions on Electronics
VolumeE91-C
Issue number8
DOIs
Publication statusPublished - 2008 Aug

    Fingerprint

Keywords

  • Large-scale integration
  • Logic circuit fault diagnosis
  • SRAM
  • Yield optimization

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Fujii, M., Nii, K., Makino, H., Ohbayashi, S., Igarashi, M., Kawamura, T., Yokota, M., Tsuda, N., Yoshizawa, T., Tsutsui, T., Takeshita, N., Murata, N., Tanaka, T., Fujiwara, T., Asahina, K., Okada, M., Tomita, K., Takeuchl, M., Yamamoto, S., ... Shinohara, H. (2008). A large-scale, flip-flop RAM imitating a logic LSI for fast development of process technology. IEICE Transactions on Electronics, E91-C(8), 1338-1347. https://doi.org/10.1093/ietele/e91-c.8.1338