A locality-aware hybrid NoC configuration algorithm utilizing the communication volume among IP cores

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    Network-on-chip (NoC) architectures have emerged as a promising solution to the lack of scalability in multi-processor systems-onchips (MPSoCs). With the explosive growth in the usage of multimedia applications, it is expected that NoC serves as a multimedia server supporting multi-class services. In this paper, we propose a configuration algorithm for a hybrid bus-NoC architecture together with simulation results. Our target architecture is a hybrid bus-NoC architecture, called busmesh NoC, which is a generalized version of a hybrid NoC with local buses. In our BMNoC configuration algorithm, cores which have a heavy communication volume between them are mapped in a cluster node (CN) and connected by a local bus. CNs can have communication with each other via edge switches (ESes) and mesh routers (MRs). With this hierarchical communication network, our proposed algorithm can improve the latency as compared with conventional methods. Several realistic applications applied to our algorithm illustrate the better performance than earlier studies and feasibility of our proposed algorithm.

    Original languageEnglish
    Pages (from-to)1538-1549
    Number of pages12
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE95-A
    Issue number9
    DOIs
    Publication statusPublished - 2012 Sep

    Fingerprint

    Locality
    Configuration
    Communication
    Hierarchical Networks
    Multimedia Applications
    Multiprocessor Systems
    Multi-class
    Router
    Routers
    Communication Networks
    Telecommunication networks
    Multimedia
    Latency
    Network on chip
    Network-on-chip
    Intellectual property core
    Scalability
    Switch
    Servers
    Server

    Keywords

    • Busmesh NoC (BMNoC)
    • Hierarchical NoC
    • Hybrid NoC algorithm
    • Network-on-chip (NoC)

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Graphics and Computer-Aided Design
    • Applied Mathematics
    • Signal Processing

    Cite this

    @article{4648889053a74b85a22243a8a56609bb,
    title = "A locality-aware hybrid NoC configuration algorithm utilizing the communication volume among IP cores",
    abstract = "Network-on-chip (NoC) architectures have emerged as a promising solution to the lack of scalability in multi-processor systems-onchips (MPSoCs). With the explosive growth in the usage of multimedia applications, it is expected that NoC serves as a multimedia server supporting multi-class services. In this paper, we propose a configuration algorithm for a hybrid bus-NoC architecture together with simulation results. Our target architecture is a hybrid bus-NoC architecture, called busmesh NoC, which is a generalized version of a hybrid NoC with local buses. In our BMNoC configuration algorithm, cores which have a heavy communication volume between them are mapped in a cluster node (CN) and connected by a local bus. CNs can have communication with each other via edge switches (ESes) and mesh routers (MRs). With this hierarchical communication network, our proposed algorithm can improve the latency as compared with conventional methods. Several realistic applications applied to our algorithm illustrate the better performance than earlier studies and feasibility of our proposed algorithm.",
    keywords = "Busmesh NoC (BMNoC), Hierarchical NoC, Hybrid NoC algorithm, Network-on-chip (NoC)",
    author = "Seungju Lee and Masao Yanagisawa and Nozomu Togawa",
    year = "2012",
    month = "9",
    doi = "10.1587/transfun.E95.A.1538",
    language = "English",
    volume = "E95-A",
    pages = "1538--1549",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "9",

    }

    TY - JOUR

    T1 - A locality-aware hybrid NoC configuration algorithm utilizing the communication volume among IP cores

    AU - Lee, Seungju

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2012/9

    Y1 - 2012/9

    N2 - Network-on-chip (NoC) architectures have emerged as a promising solution to the lack of scalability in multi-processor systems-onchips (MPSoCs). With the explosive growth in the usage of multimedia applications, it is expected that NoC serves as a multimedia server supporting multi-class services. In this paper, we propose a configuration algorithm for a hybrid bus-NoC architecture together with simulation results. Our target architecture is a hybrid bus-NoC architecture, called busmesh NoC, which is a generalized version of a hybrid NoC with local buses. In our BMNoC configuration algorithm, cores which have a heavy communication volume between them are mapped in a cluster node (CN) and connected by a local bus. CNs can have communication with each other via edge switches (ESes) and mesh routers (MRs). With this hierarchical communication network, our proposed algorithm can improve the latency as compared with conventional methods. Several realistic applications applied to our algorithm illustrate the better performance than earlier studies and feasibility of our proposed algorithm.

    AB - Network-on-chip (NoC) architectures have emerged as a promising solution to the lack of scalability in multi-processor systems-onchips (MPSoCs). With the explosive growth in the usage of multimedia applications, it is expected that NoC serves as a multimedia server supporting multi-class services. In this paper, we propose a configuration algorithm for a hybrid bus-NoC architecture together with simulation results. Our target architecture is a hybrid bus-NoC architecture, called busmesh NoC, which is a generalized version of a hybrid NoC with local buses. In our BMNoC configuration algorithm, cores which have a heavy communication volume between them are mapped in a cluster node (CN) and connected by a local bus. CNs can have communication with each other via edge switches (ESes) and mesh routers (MRs). With this hierarchical communication network, our proposed algorithm can improve the latency as compared with conventional methods. Several realistic applications applied to our algorithm illustrate the better performance than earlier studies and feasibility of our proposed algorithm.

    KW - Busmesh NoC (BMNoC)

    KW - Hierarchical NoC

    KW - Hybrid NoC algorithm

    KW - Network-on-chip (NoC)

    UR - http://www.scopus.com/inward/record.url?scp=84865757457&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84865757457&partnerID=8YFLogxK

    U2 - 10.1587/transfun.E95.A.1538

    DO - 10.1587/transfun.E95.A.1538

    M3 - Article

    AN - SCOPUS:84865757457

    VL - E95-A

    SP - 1538

    EP - 1549

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 9

    ER -