A low bandwidth Integer Motion Estimation module for MPEG-2 to H.264 transcoding

Xianghui Wei; Takeshi Ikenaga; Satoshi Goto

doi:10.2197/ipsjtsldm.2.114

A low bandwidth Integer Motion Estimation module for MPEG-2 to H.264 transcoding

Xianghui Wei, Takeshi Ikenaga, Satoshi Goto

Graduate School of Information, Production and Systems

Research output: Contribution to journal › Article

1 Citation (Scopus)

Abstract

A low-bandwidth Integer Motion Estimation (IME) module is proposed for MPEG-2 to H.264 transcoding. Based on bandwidth reduction method proposed in Ref. 1), a ping-pang memory control scheme combined with Partial Sum of Absolute Differences (SAD) Variable Block Size Motion Estimation (VBSME) architecture are realized. Experiment results show bandwidth of the proposed architecture is 70.6% of H.264 regular IME (Level C+ scheme, 2 Macro Block (MB) stitched vertically), while the on-chip memory size is 11.7% of that.

Original language	English
Pages (from-to)	114-121
Number of pages	8
Journal	IPSJ Transactions on System LSI Design Methodology
Volume	2
DOIs	https://doi.org/10.2197/ipsjtsldm.2.114
Publication status	Published - 2009

Fingerprint

ASJC Scopus subject areas

Electrical and Electronic Engineering
Computer Science Applications

Cite this

Wei, X., Ikenaga, T., & Goto, S. (2009). A low bandwidth Integer Motion Estimation module for MPEG-2 to H.264 transcoding. IPSJ Transactions on System LSI Design Methodology, 2, 114-121. https://doi.org/10.2197/ipsjtsldm.2.114

@article{de2e1913ef934b5fb87f140fcf98e248,

title = "A low bandwidth Integer Motion Estimation module for MPEG-2 to H.264 transcoding",

abstract = "A low-bandwidth Integer Motion Estimation (IME) module is proposed for MPEG-2 to H.264 transcoding. Based on bandwidth reduction method proposed in Ref. 1), a ping-pang memory control scheme combined with Partial Sum of Absolute Differences (SAD) Variable Block Size Motion Estimation (VBSME) architecture are realized. Experiment results show bandwidth of the proposed architecture is 70.6% of H.264 regular IME (Level C+ scheme, 2 Macro Block (MB) stitched vertically), while the on-chip memory size is 11.7% of that.",

author = "Xianghui Wei and Takeshi Ikenaga and Satoshi Goto",

year = "2009",

doi = "10.2197/ipsjtsldm.2.114",

language = "English",

volume = "2",

pages = "114--121",

journal = "IPSJ Transactions on System LSI Design Methodology",

issn = "1882-6687",

publisher = "Information Processing Society of Japan",

}

TY - JOUR

T1 - A low bandwidth Integer Motion Estimation module for MPEG-2 to H.264 transcoding

AU - Wei, Xianghui

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2009

Y1 - 2009

N2 - A low-bandwidth Integer Motion Estimation (IME) module is proposed for MPEG-2 to H.264 transcoding. Based on bandwidth reduction method proposed in Ref. 1), a ping-pang memory control scheme combined with Partial Sum of Absolute Differences (SAD) Variable Block Size Motion Estimation (VBSME) architecture are realized. Experiment results show bandwidth of the proposed architecture is 70.6% of H.264 regular IME (Level C+ scheme, 2 Macro Block (MB) stitched vertically), while the on-chip memory size is 11.7% of that.

AB - A low-bandwidth Integer Motion Estimation (IME) module is proposed for MPEG-2 to H.264 transcoding. Based on bandwidth reduction method proposed in Ref. 1), a ping-pang memory control scheme combined with Partial Sum of Absolute Differences (SAD) Variable Block Size Motion Estimation (VBSME) architecture are realized. Experiment results show bandwidth of the proposed architecture is 70.6% of H.264 regular IME (Level C+ scheme, 2 Macro Block (MB) stitched vertically), while the on-chip memory size is 11.7% of that.

UR - http://www.scopus.com/inward/record.url?scp=79851486362&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79851486362&partnerID=8YFLogxK

U2 - 10.2197/ipsjtsldm.2.114

DO - 10.2197/ipsjtsldm.2.114

M3 - Article

AN - SCOPUS:79851486362

VL - 2

SP - 114

EP - 121

JO - IPSJ Transactions on System LSI Design Methodology

JF - IPSJ Transactions on System LSI Design Methodology

SN - 1882-6687

ER -

Access to Document

10.2197/ipsjtsldm.2.114