A low cost and high speed CSD-based symmetric transpose block FIR implementation

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

In this paper, a low cost and high speed CSD-based symmetric transpose block FIR design was proposed for low cost digital signal processing. First, the existing area-efficient CSD-based multiplier was optimized by considering the reusability and the symmetry of coefficients for area reduction. Second, the position of the input register was changed for high speed transpose block FIR processing in which half of the number of required multipliers can be saved. When compared with the existing block FIR designs, the proposed FIR design can increase the data rate from 238.66 MHz to 373.13 MHz while saving 10.89% area and 21.30% energy consumption as well.

Original languageEnglish
Title of host publicationProceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017
PublisherIEEE Computer Society
Pages311-314
Number of pages4
Volume2017-October
ISBN (Electronic)9781509066247
DOIs
Publication statusPublished - 2018 Jan 8
Event12th IEEE International Conference on Advanced Semiconductor Integrated Circuits, ASICON 2017 - Guiyang, China
Duration: 2017 Oct 252017 Oct 28

Other

Other12th IEEE International Conference on Advanced Semiconductor Integrated Circuits, ASICON 2017
CountryChina
CityGuiyang
Period17/10/2517/10/28

Fingerprint

Costs
Reusability
Digital signal processing
Energy utilization
Processing

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Ye, J., Shi, Y., Togawa, N., & Yanagisawa, M. (2018). A low cost and high speed CSD-based symmetric transpose block FIR implementation. In Proceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017 (Vol. 2017-October, pp. 311-314). IEEE Computer Society. https://doi.org/10.1109/ASICON.2017.8252475

A low cost and high speed CSD-based symmetric transpose block FIR implementation. / Ye, Jinghao; Shi, Youhua; Togawa, Nozomu; Yanagisawa, Masao.

Proceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017. Vol. 2017-October IEEE Computer Society, 2018. p. 311-314.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ye, J, Shi, Y, Togawa, N & Yanagisawa, M 2018, A low cost and high speed CSD-based symmetric transpose block FIR implementation. in Proceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017. vol. 2017-October, IEEE Computer Society, pp. 311-314, 12th IEEE International Conference on Advanced Semiconductor Integrated Circuits, ASICON 2017, Guiyang, China, 17/10/25. https://doi.org/10.1109/ASICON.2017.8252475
Ye J, Shi Y, Togawa N, Yanagisawa M. A low cost and high speed CSD-based symmetric transpose block FIR implementation. In Proceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017. Vol. 2017-October. IEEE Computer Society. 2018. p. 311-314 https://doi.org/10.1109/ASICON.2017.8252475
Ye, Jinghao ; Shi, Youhua ; Togawa, Nozomu ; Yanagisawa, Masao. / A low cost and high speed CSD-based symmetric transpose block FIR implementation. Proceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017. Vol. 2017-October IEEE Computer Society, 2018. pp. 311-314
@inproceedings{f06419e7ff614affbadcd7e943a7a245,
title = "A low cost and high speed CSD-based symmetric transpose block FIR implementation",
abstract = "In this paper, a low cost and high speed CSD-based symmetric transpose block FIR design was proposed for low cost digital signal processing. First, the existing area-efficient CSD-based multiplier was optimized by considering the reusability and the symmetry of coefficients for area reduction. Second, the position of the input register was changed for high speed transpose block FIR processing in which half of the number of required multipliers can be saved. When compared with the existing block FIR designs, the proposed FIR design can increase the data rate from 238.66 MHz to 373.13 MHz while saving 10.89{\%} area and 21.30{\%} energy consumption as well.",
author = "Jinghao Ye and Youhua Shi and Nozomu Togawa and Masao Yanagisawa",
year = "2018",
month = "1",
day = "8",
doi = "10.1109/ASICON.2017.8252475",
language = "English",
volume = "2017-October",
pages = "311--314",
booktitle = "Proceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - A low cost and high speed CSD-based symmetric transpose block FIR implementation

AU - Ye, Jinghao

AU - Shi, Youhua

AU - Togawa, Nozomu

AU - Yanagisawa, Masao

PY - 2018/1/8

Y1 - 2018/1/8

N2 - In this paper, a low cost and high speed CSD-based symmetric transpose block FIR design was proposed for low cost digital signal processing. First, the existing area-efficient CSD-based multiplier was optimized by considering the reusability and the symmetry of coefficients for area reduction. Second, the position of the input register was changed for high speed transpose block FIR processing in which half of the number of required multipliers can be saved. When compared with the existing block FIR designs, the proposed FIR design can increase the data rate from 238.66 MHz to 373.13 MHz while saving 10.89% area and 21.30% energy consumption as well.

AB - In this paper, a low cost and high speed CSD-based symmetric transpose block FIR design was proposed for low cost digital signal processing. First, the existing area-efficient CSD-based multiplier was optimized by considering the reusability and the symmetry of coefficients for area reduction. Second, the position of the input register was changed for high speed transpose block FIR processing in which half of the number of required multipliers can be saved. When compared with the existing block FIR designs, the proposed FIR design can increase the data rate from 238.66 MHz to 373.13 MHz while saving 10.89% area and 21.30% energy consumption as well.

UR - http://www.scopus.com/inward/record.url?scp=85044720982&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85044720982&partnerID=8YFLogxK

U2 - 10.1109/ASICON.2017.8252475

DO - 10.1109/ASICON.2017.8252475

M3 - Conference contribution

AN - SCOPUS:85044720982

VL - 2017-October

SP - 311

EP - 314

BT - Proceedings - 2017 IEEE 12th International Conference on ASIC, ASICON 2017

PB - IEEE Computer Society

ER -