A low-cost VLSI architecture of multiple-Size IDCT for H.265/HEVC

Heming Sun, Dajiang Zhou, Peilin Liu, Satoshi Goto

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

In this paper, we present an area-efficient 4/8/16/32-point inverse discrete cosine transform (IDCT) architecture for a HEVC decoder. Compared with previous work, this work reduces the hardware cost from two aspects. First, we reduce the logical costs of 1D IDCT by proposing a reordered parallel-in serial-out (RPISO) scheme. By using the RPISO scheme, we can reduce the required calculations for butterfly inputs in each cycle. Secondly, we reduce the area of transpose architecture by proposing a cyclic data mapping scheme that can achieve 100% I/O utilization of each SRAM. To design a fully pipelined 2D IDCT architecture, we propose a pipelining schedule for row and column transform. The results show that the normalized area by maximum throughput for the logical IDCT part can be reduced by 25%, and the memory area can be reduced by 62%. The maximum throughput reaches 1248 Mpixels/s, which can support real-time decoding of a 4K × 2K 60 fps video sequence.

Original languageEnglish
Pages (from-to)2467-2476
Number of pages10
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE97A
Issue number12
DOIs
Publication statusPublished - 2014 Dec 1

Fingerprint

VLSI Architecture
Discrete Cosine Transform
Discrete cosine transforms
Inverse statement
Costs
Throughput
Pipelining
Transpose
Static random access storage
Decoding
Schedule
Hardware
Transform
Real-time
Cycle
Data storage equipment
Architecture

Keywords

  • Area-efficient
  • HEVC
  • IDCT
  • SRAM
  • Video coding

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

A low-cost VLSI architecture of multiple-Size IDCT for H.265/HEVC. / Sun, Heming; Zhou, Dajiang; Liu, Peilin; Goto, Satoshi.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E97A, No. 12, 01.12.2014, p. 2467-2476.

Research output: Contribution to journalArticle

@article{38a8379ef0204e788875796144e02b3c,
title = "A low-cost VLSI architecture of multiple-Size IDCT for H.265/HEVC",
abstract = "In this paper, we present an area-efficient 4/8/16/32-point inverse discrete cosine transform (IDCT) architecture for a HEVC decoder. Compared with previous work, this work reduces the hardware cost from two aspects. First, we reduce the logical costs of 1D IDCT by proposing a reordered parallel-in serial-out (RPISO) scheme. By using the RPISO scheme, we can reduce the required calculations for butterfly inputs in each cycle. Secondly, we reduce the area of transpose architecture by proposing a cyclic data mapping scheme that can achieve 100{\%} I/O utilization of each SRAM. To design a fully pipelined 2D IDCT architecture, we propose a pipelining schedule for row and column transform. The results show that the normalized area by maximum throughput for the logical IDCT part can be reduced by 25{\%}, and the memory area can be reduced by 62{\%}. The maximum throughput reaches 1248 Mpixels/s, which can support real-time decoding of a 4K × 2K 60 fps video sequence.",
keywords = "Area-efficient, HEVC, IDCT, SRAM, Video coding",
author = "Heming Sun and Dajiang Zhou and Peilin Liu and Satoshi Goto",
year = "2014",
month = "12",
day = "1",
doi = "10.1587/transfun.E97.A.2467",
language = "English",
volume = "E97A",
pages = "2467--2476",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - A low-cost VLSI architecture of multiple-Size IDCT for H.265/HEVC

AU - Sun, Heming

AU - Zhou, Dajiang

AU - Liu, Peilin

AU - Goto, Satoshi

PY - 2014/12/1

Y1 - 2014/12/1

N2 - In this paper, we present an area-efficient 4/8/16/32-point inverse discrete cosine transform (IDCT) architecture for a HEVC decoder. Compared with previous work, this work reduces the hardware cost from two aspects. First, we reduce the logical costs of 1D IDCT by proposing a reordered parallel-in serial-out (RPISO) scheme. By using the RPISO scheme, we can reduce the required calculations for butterfly inputs in each cycle. Secondly, we reduce the area of transpose architecture by proposing a cyclic data mapping scheme that can achieve 100% I/O utilization of each SRAM. To design a fully pipelined 2D IDCT architecture, we propose a pipelining schedule for row and column transform. The results show that the normalized area by maximum throughput for the logical IDCT part can be reduced by 25%, and the memory area can be reduced by 62%. The maximum throughput reaches 1248 Mpixels/s, which can support real-time decoding of a 4K × 2K 60 fps video sequence.

AB - In this paper, we present an area-efficient 4/8/16/32-point inverse discrete cosine transform (IDCT) architecture for a HEVC decoder. Compared with previous work, this work reduces the hardware cost from two aspects. First, we reduce the logical costs of 1D IDCT by proposing a reordered parallel-in serial-out (RPISO) scheme. By using the RPISO scheme, we can reduce the required calculations for butterfly inputs in each cycle. Secondly, we reduce the area of transpose architecture by proposing a cyclic data mapping scheme that can achieve 100% I/O utilization of each SRAM. To design a fully pipelined 2D IDCT architecture, we propose a pipelining schedule for row and column transform. The results show that the normalized area by maximum throughput for the logical IDCT part can be reduced by 25%, and the memory area can be reduced by 62%. The maximum throughput reaches 1248 Mpixels/s, which can support real-time decoding of a 4K × 2K 60 fps video sequence.

KW - Area-efficient

KW - HEVC

KW - IDCT

KW - SRAM

KW - Video coding

UR - http://www.scopus.com/inward/record.url?scp=84924551001&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84924551001&partnerID=8YFLogxK

U2 - 10.1587/transfun.E97.A.2467

DO - 10.1587/transfun.E97.A.2467

M3 - Article

VL - E97A

SP - 2467

EP - 2476

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -