A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters

Jia Chen, Satoshi Kurachi, Shimin Shen, Haiwen Liu, Toshihiko Yoshimasu, Yong Ju Suh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

In traditional comparators especially for flash ADCs, one serious problem is the kick back noise, which disturbs the input signal voltages and consequently might cause errors at the outputs of the ADCs. In this paper, we propose a novel CMOS latched comparator with very low kickback noise for high-speed flash ADCs. The proposed comparator separates analog preamplifier from the positive feedback digital dynamic latch so as to reduce the influence of the kickback noise. Simulation results based on a mixed signal CMOS 0.35um technology show that, this comparator can work at a maximum clock frequency of 500MHz with very reduced kickback noise compared with conventional architectures.

Original languageEnglish
Title of host publicationISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Proceedings
Pages250-253
Number of pages4
VolumeII
DOIs
Publication statusPublished - 2005
EventISCIT 2005 - International Symposium on Communications and Information Technologies 2005 - Beijing
Duration: 2005 Oct 122005 Oct 14

Other

OtherISCIT 2005 - International Symposium on Communications and Information Technologies 2005
CityBeijing
Period05/10/1205/10/14

Fingerprint

Digital to analog conversion
Flip flop circuits
Clocks
Feedback
Electric potential

Keywords

  • ADCs
  • Kickback noise
  • Latched comparator

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chen, J., Kurachi, S., Shen, S., Liu, H., Yoshimasu, T., & Suh, Y. J. (2005). A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters. In ISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Proceedings (Vol. II, pp. 250-253). [1566845] https://doi.org/10.1109/ISCIT.2005.1566845

A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters. / Chen, Jia; Kurachi, Satoshi; Shen, Shimin; Liu, Haiwen; Yoshimasu, Toshihiko; Suh, Yong Ju.

ISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Proceedings. Vol. II 2005. p. 250-253 1566845.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chen, J, Kurachi, S, Shen, S, Liu, H, Yoshimasu, T & Suh, YJ 2005, A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters. in ISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Proceedings. vol. II, 1566845, pp. 250-253, ISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Beijing, 05/10/12. https://doi.org/10.1109/ISCIT.2005.1566845
Chen J, Kurachi S, Shen S, Liu H, Yoshimasu T, Suh YJ. A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters. In ISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Proceedings. Vol. II. 2005. p. 250-253. 1566845 https://doi.org/10.1109/ISCIT.2005.1566845
Chen, Jia ; Kurachi, Satoshi ; Shen, Shimin ; Liu, Haiwen ; Yoshimasu, Toshihiko ; Suh, Yong Ju. / A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters. ISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Proceedings. Vol. II 2005. pp. 250-253
@inproceedings{70bfb590332b4888ac997a3e2a8e2758,
title = "A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters",
abstract = "In traditional comparators especially for flash ADCs, one serious problem is the kick back noise, which disturbs the input signal voltages and consequently might cause errors at the outputs of the ADCs. In this paper, we propose a novel CMOS latched comparator with very low kickback noise for high-speed flash ADCs. The proposed comparator separates analog preamplifier from the positive feedback digital dynamic latch so as to reduce the influence of the kickback noise. Simulation results based on a mixed signal CMOS 0.35um technology show that, this comparator can work at a maximum clock frequency of 500MHz with very reduced kickback noise compared with conventional architectures.",
keywords = "ADCs, Kickback noise, Latched comparator",
author = "Jia Chen and Satoshi Kurachi and Shimin Shen and Haiwen Liu and Toshihiko Yoshimasu and Suh, {Yong Ju}",
year = "2005",
doi = "10.1109/ISCIT.2005.1566845",
language = "English",
isbn = "0780395387",
volume = "II",
pages = "250--253",
booktitle = "ISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Proceedings",

}

TY - GEN

T1 - A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters

AU - Chen, Jia

AU - Kurachi, Satoshi

AU - Shen, Shimin

AU - Liu, Haiwen

AU - Yoshimasu, Toshihiko

AU - Suh, Yong Ju

PY - 2005

Y1 - 2005

N2 - In traditional comparators especially for flash ADCs, one serious problem is the kick back noise, which disturbs the input signal voltages and consequently might cause errors at the outputs of the ADCs. In this paper, we propose a novel CMOS latched comparator with very low kickback noise for high-speed flash ADCs. The proposed comparator separates analog preamplifier from the positive feedback digital dynamic latch so as to reduce the influence of the kickback noise. Simulation results based on a mixed signal CMOS 0.35um technology show that, this comparator can work at a maximum clock frequency of 500MHz with very reduced kickback noise compared with conventional architectures.

AB - In traditional comparators especially for flash ADCs, one serious problem is the kick back noise, which disturbs the input signal voltages and consequently might cause errors at the outputs of the ADCs. In this paper, we propose a novel CMOS latched comparator with very low kickback noise for high-speed flash ADCs. The proposed comparator separates analog preamplifier from the positive feedback digital dynamic latch so as to reduce the influence of the kickback noise. Simulation results based on a mixed signal CMOS 0.35um technology show that, this comparator can work at a maximum clock frequency of 500MHz with very reduced kickback noise compared with conventional architectures.

KW - ADCs

KW - Kickback noise

KW - Latched comparator

UR - http://www.scopus.com/inward/record.url?scp=33750094669&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33750094669&partnerID=8YFLogxK

U2 - 10.1109/ISCIT.2005.1566845

DO - 10.1109/ISCIT.2005.1566845

M3 - Conference contribution

AN - SCOPUS:33750094669

SN - 0780395387

SN - 9780780395381

VL - II

SP - 250

EP - 253

BT - ISCIT 2005 - International Symposium on Communications and Information Technologies 2005, Proceedings

ER -