A low-power VLSI architecture for HEVC de-quantization and inverse transform

Heming Sun, Dajiang Zhou, Shuping Zhang, Shinji Kimura

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In this paper, we present a low-power system for the de- quantization and inverse transform of HEVC. Firstly, we present a low-delay circuit to process the coded results of the syntax elements, and then reduce the number of multipliers from 16 to 4 for the de-quantization process of each 4x4 block. Secondly, we give two efficient data mapping schemes for the memory between de-quantization and inverse transform, and the memory for transpose. Thirdly, the zero information is utilized through the whole system. For two memory parts, the write and read operation of zero blocks/ rows/ coefficients can all be skipped to save the power consumption. The results show that up to 86% power consumption can be saved for the memory part under the configuration of "Random-access" and common QPs. For the logical part, the proposed architecture for de-quantization can reduce 77% area consumption. Overall, our system can support real-time coding for 8K x 4K 120 fps video sequences and the normalized area consumption can be reduced by 68% compared with the latest work.

Original languageEnglish
Pages (from-to)2375-2387
Number of pages13
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE99A
Issue number12
DOIs
Publication statusPublished - 2016 Dec 1

Fingerprint

VLSI Architecture
Inverse transforms
Quantization
Transform
Data storage equipment
Power Consumption
Electric power utilization
Delay circuits
Transpose
Random Access
Zero
Power System
Multiplier
Coding
Real-time
Configuration
Coefficient

Keywords

  • De-quantization
  • HEVC
  • Inverse transform
  • Low-cost
  • Low-power
  • Video coding

ASJC Scopus subject areas

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Electrical and Electronic Engineering

Cite this

A low-power VLSI architecture for HEVC de-quantization and inverse transform. / Sun, Heming; Zhou, Dajiang; Zhang, Shuping; Kimura, Shinji.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E99A, No. 12, 01.12.2016, p. 2375-2387.

Research output: Contribution to journalArticle

@article{a698f76141a04f9a9b5664ba26f174ef,
title = "A low-power VLSI architecture for HEVC de-quantization and inverse transform",
abstract = "In this paper, we present a low-power system for the de- quantization and inverse transform of HEVC. Firstly, we present a low-delay circuit to process the coded results of the syntax elements, and then reduce the number of multipliers from 16 to 4 for the de-quantization process of each 4x4 block. Secondly, we give two efficient data mapping schemes for the memory between de-quantization and inverse transform, and the memory for transpose. Thirdly, the zero information is utilized through the whole system. For two memory parts, the write and read operation of zero blocks/ rows/ coefficients can all be skipped to save the power consumption. The results show that up to 86{\%} power consumption can be saved for the memory part under the configuration of {"}Random-access{"} and common QPs. For the logical part, the proposed architecture for de-quantization can reduce 77{\%} area consumption. Overall, our system can support real-time coding for 8K x 4K 120 fps video sequences and the normalized area consumption can be reduced by 68{\%} compared with the latest work.",
keywords = "De-quantization, HEVC, Inverse transform, Low-cost, Low-power, Video coding",
author = "Heming Sun and Dajiang Zhou and Shuping Zhang and Shinji Kimura",
year = "2016",
month = "12",
day = "1",
doi = "10.1587/transfun.E99.A.2375",
language = "English",
volume = "E99A",
pages = "2375--2387",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - A low-power VLSI architecture for HEVC de-quantization and inverse transform

AU - Sun, Heming

AU - Zhou, Dajiang

AU - Zhang, Shuping

AU - Kimura, Shinji

PY - 2016/12/1

Y1 - 2016/12/1

N2 - In this paper, we present a low-power system for the de- quantization and inverse transform of HEVC. Firstly, we present a low-delay circuit to process the coded results of the syntax elements, and then reduce the number of multipliers from 16 to 4 for the de-quantization process of each 4x4 block. Secondly, we give two efficient data mapping schemes for the memory between de-quantization and inverse transform, and the memory for transpose. Thirdly, the zero information is utilized through the whole system. For two memory parts, the write and read operation of zero blocks/ rows/ coefficients can all be skipped to save the power consumption. The results show that up to 86% power consumption can be saved for the memory part under the configuration of "Random-access" and common QPs. For the logical part, the proposed architecture for de-quantization can reduce 77% area consumption. Overall, our system can support real-time coding for 8K x 4K 120 fps video sequences and the normalized area consumption can be reduced by 68% compared with the latest work.

AB - In this paper, we present a low-power system for the de- quantization and inverse transform of HEVC. Firstly, we present a low-delay circuit to process the coded results of the syntax elements, and then reduce the number of multipliers from 16 to 4 for the de-quantization process of each 4x4 block. Secondly, we give two efficient data mapping schemes for the memory between de-quantization and inverse transform, and the memory for transpose. Thirdly, the zero information is utilized through the whole system. For two memory parts, the write and read operation of zero blocks/ rows/ coefficients can all be skipped to save the power consumption. The results show that up to 86% power consumption can be saved for the memory part under the configuration of "Random-access" and common QPs. For the logical part, the proposed architecture for de-quantization can reduce 77% area consumption. Overall, our system can support real-time coding for 8K x 4K 120 fps video sequences and the normalized area consumption can be reduced by 68% compared with the latest work.

KW - De-quantization

KW - HEVC

KW - Inverse transform

KW - Low-cost

KW - Low-power

KW - Video coding

UR - http://www.scopus.com/inward/record.url?scp=84999098229&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84999098229&partnerID=8YFLogxK

U2 - 10.1587/transfun.E99.A.2375

DO - 10.1587/transfun.E99.A.2375

M3 - Article

AN - SCOPUS:84999098229

VL - E99A

SP - 2375

EP - 2387

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -