A new architecture for high performance intra prediction in H.264 decoder

Xun He, Dajiang Zhou, Jinjia Zhou, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper presents a new architecture for high performance intra prediction in H.264/AVC video coding standard. Our goal is to design an Intra prediction engine for 4Kx2K@60fps Ultra High Definition (UHD) Decoder. The proposed architecture can provide very stable throughput, which can process any H.264 intra prediction modes within 66 cycles. Compared with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The intra prediction engine is divided into two parallel pipelines, one is used for block prediction loops and the other is used to prepare data for MB loops. The proposed architecture can overlap data preparing time with prediction time, which can finish data loading and storing within 2 cycles pipeline stalls. We apply the combined module approach to achieve high throughput and low area cost for ultra high-definition video, which is based on a novel organization of the intra prediction equations. The proposed architecture is verified to work at 84 MHz in a Xilinx V4 FPGA. It costs about 28.7K Gates by using TSMC 90nm and satisfies requirement of our UHD Decoder.

Original languageEnglish
Title of host publicationISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings
Pages41-44
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2009 - Kanazawa
Duration: 2009 Dec 72009 Dec 9

Other

Other2009 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2009
CityKanazawa
Period09/12/709/12/9

Fingerprint

performance
Pipelines
video
Throughput
Engines
costs
Image coding
Decoding
Field programmable gate arrays (FPGA)
Costs
coding
guarantee
organization
time

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Signal Processing
  • Electrical and Electronic Engineering
  • Communication

Cite this

He, X., Zhou, D., Zhou, J., & Goto, S. (2009). A new architecture for high performance intra prediction in H.264 decoder. In ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings (pp. 41-44). [5383905] https://doi.org/10.1109/ISPACS.2009.5383905

A new architecture for high performance intra prediction in H.264 decoder. / He, Xun; Zhou, Dajiang; Zhou, Jinjia; Goto, Satoshi.

ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings. 2009. p. 41-44 5383905.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

He, X, Zhou, D, Zhou, J & Goto, S 2009, A new architecture for high performance intra prediction in H.264 decoder. in ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings., 5383905, pp. 41-44, 2009 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2009, Kanazawa, 09/12/7. https://doi.org/10.1109/ISPACS.2009.5383905
He X, Zhou D, Zhou J, Goto S. A new architecture for high performance intra prediction in H.264 decoder. In ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings. 2009. p. 41-44. 5383905 https://doi.org/10.1109/ISPACS.2009.5383905
He, Xun ; Zhou, Dajiang ; Zhou, Jinjia ; Goto, Satoshi. / A new architecture for high performance intra prediction in H.264 decoder. ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings. 2009. pp. 41-44
@inproceedings{799c904c78ee4430a36844320db94b5d,
title = "A new architecture for high performance intra prediction in H.264 decoder",
abstract = "This paper presents a new architecture for high performance intra prediction in H.264/AVC video coding standard. Our goal is to design an Intra prediction engine for 4Kx2K@60fps Ultra High Definition (UHD) Decoder. The proposed architecture can provide very stable throughput, which can process any H.264 intra prediction modes within 66 cycles. Compared with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The intra prediction engine is divided into two parallel pipelines, one is used for block prediction loops and the other is used to prepare data for MB loops. The proposed architecture can overlap data preparing time with prediction time, which can finish data loading and storing within 2 cycles pipeline stalls. We apply the combined module approach to achieve high throughput and low area cost for ultra high-definition video, which is based on a novel organization of the intra prediction equations. The proposed architecture is verified to work at 84 MHz in a Xilinx V4 FPGA. It costs about 28.7K Gates by using TSMC 90nm and satisfies requirement of our UHD Decoder.",
author = "Xun He and Dajiang Zhou and Jinjia Zhou and Satoshi Goto",
year = "2009",
doi = "10.1109/ISPACS.2009.5383905",
language = "English",
isbn = "9781424450169",
pages = "41--44",
booktitle = "ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings",

}

TY - GEN

T1 - A new architecture for high performance intra prediction in H.264 decoder

AU - He, Xun

AU - Zhou, Dajiang

AU - Zhou, Jinjia

AU - Goto, Satoshi

PY - 2009

Y1 - 2009

N2 - This paper presents a new architecture for high performance intra prediction in H.264/AVC video coding standard. Our goal is to design an Intra prediction engine for 4Kx2K@60fps Ultra High Definition (UHD) Decoder. The proposed architecture can provide very stable throughput, which can process any H.264 intra prediction modes within 66 cycles. Compared with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The intra prediction engine is divided into two parallel pipelines, one is used for block prediction loops and the other is used to prepare data for MB loops. The proposed architecture can overlap data preparing time with prediction time, which can finish data loading and storing within 2 cycles pipeline stalls. We apply the combined module approach to achieve high throughput and low area cost for ultra high-definition video, which is based on a novel organization of the intra prediction equations. The proposed architecture is verified to work at 84 MHz in a Xilinx V4 FPGA. It costs about 28.7K Gates by using TSMC 90nm and satisfies requirement of our UHD Decoder.

AB - This paper presents a new architecture for high performance intra prediction in H.264/AVC video coding standard. Our goal is to design an Intra prediction engine for 4Kx2K@60fps Ultra High Definition (UHD) Decoder. The proposed architecture can provide very stable throughput, which can process any H.264 intra prediction modes within 66 cycles. Compared with previous design, this feature can guarantee the whole decoding pipeline to work efficiently. The intra prediction engine is divided into two parallel pipelines, one is used for block prediction loops and the other is used to prepare data for MB loops. The proposed architecture can overlap data preparing time with prediction time, which can finish data loading and storing within 2 cycles pipeline stalls. We apply the combined module approach to achieve high throughput and low area cost for ultra high-definition video, which is based on a novel organization of the intra prediction equations. The proposed architecture is verified to work at 84 MHz in a Xilinx V4 FPGA. It costs about 28.7K Gates by using TSMC 90nm and satisfies requirement of our UHD Decoder.

UR - http://www.scopus.com/inward/record.url?scp=77949886768&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949886768&partnerID=8YFLogxK

U2 - 10.1109/ISPACS.2009.5383905

DO - 10.1109/ISPACS.2009.5383905

M3 - Conference contribution

AN - SCOPUS:77949886768

SN - 9781424450169

SP - 41

EP - 44

BT - ISPACS 2009 - 2009 International Symposium on Intelligent Signal Processing and Communication Systems, Proceedings

ER -