A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories

Yoshikazu Miyawaki, Takeshi Nakayama, Shin ichi Kobayashi, Natsuo Ajika, Makoto Ohi, Yasushi Terada, Hideaki Arima, Tsutomu Yoshihara

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

To improve the performance of high-density flash memories, several circuit technologies have been developed. A word-line boost and clamp scheme realizes low supply voltage read operations. A flash programming scheme utilizing Fowler-Nordheim (F-N) tunneling for programming before erasure and a negative gate biased erasing scheme accomplish low-power, high-speed, and 5-V-only erase operations. The chip size penalty is estimated to be only 3% for the 16-Mb flash memories.

Original languageEnglish
Pages (from-to)583-588
Number of pages6
JournalIEEE Journal of Solid-State Circuits
Volume27
Issue number4
DOIs
Publication statusPublished - 1992 Apr
Externally publishedYes

Fingerprint

Flash memory
Decoding
Clamping devices
Electric potential
Field emission
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Miyawaki, Y., Nakayama, T., Kobayashi, S. I., Ajika, N., Ohi, M., Terada, Y., ... Yoshihara, T. (1992). A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories. IEEE Journal of Solid-State Circuits, 27(4), 583-588. https://doi.org/10.1109/4.126547

A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories. / Miyawaki, Yoshikazu; Nakayama, Takeshi; Kobayashi, Shin ichi; Ajika, Natsuo; Ohi, Makoto; Terada, Yasushi; Arima, Hideaki; Yoshihara, Tsutomu.

In: IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, 04.1992, p. 583-588.

Research output: Contribution to journalArticle

Miyawaki, Y, Nakayama, T, Kobayashi, SI, Ajika, N, Ohi, M, Terada, Y, Arima, H & Yoshihara, T 1992, 'A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories', IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 583-588. https://doi.org/10.1109/4.126547
Miyawaki, Yoshikazu ; Nakayama, Takeshi ; Kobayashi, Shin ichi ; Ajika, Natsuo ; Ohi, Makoto ; Terada, Yasushi ; Arima, Hideaki ; Yoshihara, Tsutomu. / A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories. In: IEEE Journal of Solid-State Circuits. 1992 ; Vol. 27, No. 4. pp. 583-588.
@article{480ee52a4c5c46ec898e3f17871d584d,
title = "A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories",
abstract = "To improve the performance of high-density flash memories, several circuit technologies have been developed. A word-line boost and clamp scheme realizes low supply voltage read operations. A flash programming scheme utilizing Fowler-Nordheim (F-N) tunneling for programming before erasure and a negative gate biased erasing scheme accomplish low-power, high-speed, and 5-V-only erase operations. The chip size penalty is estimated to be only 3{\%} for the 16-Mb flash memories.",
author = "Yoshikazu Miyawaki and Takeshi Nakayama and Kobayashi, {Shin ichi} and Natsuo Ajika and Makoto Ohi and Yasushi Terada and Hideaki Arima and Tsutomu Yoshihara",
year = "1992",
month = "4",
doi = "10.1109/4.126547",
language = "English",
volume = "27",
pages = "583--588",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - A new erasing and row decoding scheme for low supply voltage operation 16-Mb/64-Mb flash memories

AU - Miyawaki, Yoshikazu

AU - Nakayama, Takeshi

AU - Kobayashi, Shin ichi

AU - Ajika, Natsuo

AU - Ohi, Makoto

AU - Terada, Yasushi

AU - Arima, Hideaki

AU - Yoshihara, Tsutomu

PY - 1992/4

Y1 - 1992/4

N2 - To improve the performance of high-density flash memories, several circuit technologies have been developed. A word-line boost and clamp scheme realizes low supply voltage read operations. A flash programming scheme utilizing Fowler-Nordheim (F-N) tunneling for programming before erasure and a negative gate biased erasing scheme accomplish low-power, high-speed, and 5-V-only erase operations. The chip size penalty is estimated to be only 3% for the 16-Mb flash memories.

AB - To improve the performance of high-density flash memories, several circuit technologies have been developed. A word-line boost and clamp scheme realizes low supply voltage read operations. A flash programming scheme utilizing Fowler-Nordheim (F-N) tunneling for programming before erasure and a negative gate biased erasing scheme accomplish low-power, high-speed, and 5-V-only erase operations. The chip size penalty is estimated to be only 3% for the 16-Mb flash memories.

UR - http://www.scopus.com/inward/record.url?scp=0026853679&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026853679&partnerID=8YFLogxK

U2 - 10.1109/4.126547

DO - 10.1109/4.126547

M3 - Article

AN - SCOPUS:0026853679

VL - 27

SP - 583

EP - 588

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -