A new software for test logic optimization in DFT

Zhe Zhang; Chen Hu; Rui Li; Youhua Shi; Longxing Shi

A new software for test logic optimization in DFT

Zhe Zhang^*, Chen Hu, Rui Li, Youhua Shi, Longxing Shi

^*Corresponding author for this work

Research output: Contribution to conference › Paper › peer-review

1 Citation (Scopus)

Abstract

This paper presents a new software named ASIC2000TA developed for design for test (DFT) aiming at optimizing test logic. This software consists of two modules: Test analysis module and DFT module. Test analysis module can examine circuit's testability, generate test vectors and perform fault simulation, in which some algorithms are described. DFT module automatically inserts test logic in gate-level netlist, including full scan and partial scan, in which a greedy search algorithm is discussed. Electronic design intermediate format (EDIF) acts as an interface between ASIC2000TA and Cadence. An experiment of ASIC2000TA is presented at last.

Original language	English
Pages	654-657
Number of pages	4
Publication status	Published - 2001
Externally published	Yes
Event	4th International Conference on ASIC Proceedings - Shanghai, China Duration: 2001 Oct 23 → 2001 Oct 25

Conference

Conference	4th International Conference on ASIC Proceedings
Country/Territory	China
City	Shanghai
Period	01/10/23 → 01/10/25

ASJC Scopus subject areas

Engineering(all)

Cite this

@conference{7c289e1eca8b4337b23ae6f554dd18d9,

title = "A new software for test logic optimization in DFT",

abstract = "This paper presents a new software named ASIC2000TA developed for design for test (DFT) aiming at optimizing test logic. This software consists of two modules: Test analysis module and DFT module. Test analysis module can examine circuit's testability, generate test vectors and perform fault simulation, in which some algorithms are described. DFT module automatically inserts test logic in gate-level netlist, including full scan and partial scan, in which a greedy search algorithm is discussed. Electronic design intermediate format (EDIF) acts as an interface between ASIC2000TA and Cadence. An experiment of ASIC2000TA is presented at last.",

author = "Zhe Zhang and Chen Hu and Rui Li and Youhua Shi and Longxing Shi",

year = "2001",

language = "English",

pages = "654--657",

note = "4th International Conference on ASIC Proceedings ; Conference date: 23-10-2001 Through 25-10-2001",

}

TY - CONF

T1 - A new software for test logic optimization in DFT

AU - Zhang, Zhe

AU - Hu, Chen

AU - Li, Rui

AU - Shi, Youhua

AU - Shi, Longxing

PY - 2001

Y1 - 2001

N2 - This paper presents a new software named ASIC2000TA developed for design for test (DFT) aiming at optimizing test logic. This software consists of two modules: Test analysis module and DFT module. Test analysis module can examine circuit's testability, generate test vectors and perform fault simulation, in which some algorithms are described. DFT module automatically inserts test logic in gate-level netlist, including full scan and partial scan, in which a greedy search algorithm is discussed. Electronic design intermediate format (EDIF) acts as an interface between ASIC2000TA and Cadence. An experiment of ASIC2000TA is presented at last.

AB - This paper presents a new software named ASIC2000TA developed for design for test (DFT) aiming at optimizing test logic. This software consists of two modules: Test analysis module and DFT module. Test analysis module can examine circuit's testability, generate test vectors and perform fault simulation, in which some algorithms are described. DFT module automatically inserts test logic in gate-level netlist, including full scan and partial scan, in which a greedy search algorithm is discussed. Electronic design intermediate format (EDIF) acts as an interface between ASIC2000TA and Cadence. An experiment of ASIC2000TA is presented at last.

UR - http://www.scopus.com/inward/record.url?scp=0035719450&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035719450&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0035719450

SP - 654

EP - 657

T2 - 4th International Conference on ASIC Proceedings

Y2 - 23 October 2001 through 25 October 2001

ER -

A new software for test logic optimization in DFT

Abstract

Conference

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this