A non-iterative effective capacitance model for CMOS gate delay computing

Minglu Jiang, Qiang Li, Zhangcai Huang, Yasuaki Inoue

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    In Static Timing Analysis, the conventional methods usually use an iterative method to ensure the accuracy of the effective capacitance G ef f which is usually used to compute the delay of gate with interconnect load and to capture the output signal shape of the real gate response. In this paper, a polynomial approximation method is used to make the nonlinear Gef f equation be solved without iterative method. Compared to the conventional methods, the proposed method has the merit of improving the efficiency for Gef f calculation. Meanwhile, experimental results show that the proposed method is in agreement with the Spice simulation.

    Original languageEnglish
    Title of host publication2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings
    Pages896-900
    Number of pages5
    DOIs
    Publication statusPublished - 2010
    Event2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Chengdu
    Duration: 2010 Jul 282010 Jul 30

    Other

    Other2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010
    CityChengdu
    Period10/7/2810/7/30

    Fingerprint

    Iterative methods
    Capacitance
    Polynomial approximation

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering

    Cite this

    Jiang, M., Li, Q., Huang, Z., & Inoue, Y. (2010). A non-iterative effective capacitance model for CMOS gate delay computing. In 2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings (pp. 896-900). [5581849] https://doi.org/10.1109/ICCCAS.2010.5581849

    A non-iterative effective capacitance model for CMOS gate delay computing. / Jiang, Minglu; Li, Qiang; Huang, Zhangcai; Inoue, Yasuaki.

    2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings. 2010. p. 896-900 5581849.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Jiang, M, Li, Q, Huang, Z & Inoue, Y 2010, A non-iterative effective capacitance model for CMOS gate delay computing. in 2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings., 5581849, pp. 896-900, 2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010, Chengdu, 10/7/28. https://doi.org/10.1109/ICCCAS.2010.5581849
    Jiang M, Li Q, Huang Z, Inoue Y. A non-iterative effective capacitance model for CMOS gate delay computing. In 2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings. 2010. p. 896-900. 5581849 https://doi.org/10.1109/ICCCAS.2010.5581849
    Jiang, Minglu ; Li, Qiang ; Huang, Zhangcai ; Inoue, Yasuaki. / A non-iterative effective capacitance model for CMOS gate delay computing. 2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings. 2010. pp. 896-900
    @inproceedings{0ac06b1cf30d42fcadb4d465312642b1,
    title = "A non-iterative effective capacitance model for CMOS gate delay computing",
    abstract = "In Static Timing Analysis, the conventional methods usually use an iterative method to ensure the accuracy of the effective capacitance G ef f which is usually used to compute the delay of gate with interconnect load and to capture the output signal shape of the real gate response. In this paper, a polynomial approximation method is used to make the nonlinear Gef f equation be solved without iterative method. Compared to the conventional methods, the proposed method has the merit of improving the efficiency for Gef f calculation. Meanwhile, experimental results show that the proposed method is in agreement with the Spice simulation.",
    author = "Minglu Jiang and Qiang Li and Zhangcai Huang and Yasuaki Inoue",
    year = "2010",
    doi = "10.1109/ICCCAS.2010.5581849",
    language = "English",
    isbn = "9781424482238",
    pages = "896--900",
    booktitle = "2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings",

    }

    TY - GEN

    T1 - A non-iterative effective capacitance model for CMOS gate delay computing

    AU - Jiang, Minglu

    AU - Li, Qiang

    AU - Huang, Zhangcai

    AU - Inoue, Yasuaki

    PY - 2010

    Y1 - 2010

    N2 - In Static Timing Analysis, the conventional methods usually use an iterative method to ensure the accuracy of the effective capacitance G ef f which is usually used to compute the delay of gate with interconnect load and to capture the output signal shape of the real gate response. In this paper, a polynomial approximation method is used to make the nonlinear Gef f equation be solved without iterative method. Compared to the conventional methods, the proposed method has the merit of improving the efficiency for Gef f calculation. Meanwhile, experimental results show that the proposed method is in agreement with the Spice simulation.

    AB - In Static Timing Analysis, the conventional methods usually use an iterative method to ensure the accuracy of the effective capacitance G ef f which is usually used to compute the delay of gate with interconnect load and to capture the output signal shape of the real gate response. In this paper, a polynomial approximation method is used to make the nonlinear Gef f equation be solved without iterative method. Compared to the conventional methods, the proposed method has the merit of improving the efficiency for Gef f calculation. Meanwhile, experimental results show that the proposed method is in agreement with the Spice simulation.

    UR - http://www.scopus.com/inward/record.url?scp=78249257812&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=78249257812&partnerID=8YFLogxK

    U2 - 10.1109/ICCCAS.2010.5581849

    DO - 10.1109/ICCCAS.2010.5581849

    M3 - Conference contribution

    AN - SCOPUS:78249257812

    SN - 9781424482238

    SP - 896

    EP - 900

    BT - 2010 International Conference on Communications, Circuits and Systems, ICCCAS 2010 - Proceedings

    ER -