A non-iterative method for calculating the effective capacitance of cmos gates with interconnect load effect

Minglu Jiang, Zhangcai Huang, Atsushi Kurokawa, Qiang Li, Bin Lin, Yasuaki Inoue

    Research output: Contribution to journalArticle

    Abstract

    Gate delay evaluation is always a vital concern for highperformance digital VLSI designs. As the feature size of VLSIs decreases to the nano-meter region, the work to obtain an accurate gate delay value becomes more difficult and time consuming than ever. The conventional methods usually use iterative algorithms to ensure the accuracy of the effective apacitance Ceff , which is usually used to compute the gate delay with interconnect loads and to capture the output signal shape of the real gate response. Accordingly, the efficiency is sacrificed. In this paper, an accurate and efficient approach is proposed for gate delay estimation. With the linear relationship of gate output time points and Ceff , a polynomial approximation is used to make the nonlinear effective capacitance equation be solved without iterative method. Compared to the conventional methods, the proposed method improves the efficiency of gate delay calculation. Meanwhile, experimental results show that the proposed method is in good agreement with SPICE results and the average error is 2.8%.

    Original languageEnglish
    Pages (from-to)1201-1209
    Number of pages9
    JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
    VolumeE94-A
    Issue number5
    DOIs
    Publication statusPublished - 2011 May

    Fingerprint

    Interconnect
    Capacitance
    Polynomial approximation
    SPICE
    Iterative methods
    Delay Estimation
    VLSI Design
    Output
    Polynomial Approximation
    Iterative Algorithm
    Iteration
    Decrease
    Evaluation
    Experimental Results

    Keywords

    • Effective capacitance
    • Gate delay
    • Noniterative
    • Static timing analysis

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Graphics and Computer-Aided Design
    • Applied Mathematics
    • Signal Processing

    Cite this

    A non-iterative method for calculating the effective capacitance of cmos gates with interconnect load effect. / Jiang, Minglu; Huang, Zhangcai; Kurokawa, Atsushi; Li, Qiang; Lin, Bin; Inoue, Yasuaki.

    In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E94-A, No. 5, 05.2011, p. 1201-1209.

    Research output: Contribution to journalArticle

    Jiang, Minglu ; Huang, Zhangcai ; Kurokawa, Atsushi ; Li, Qiang ; Lin, Bin ; Inoue, Yasuaki. / A non-iterative method for calculating the effective capacitance of cmos gates with interconnect load effect. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2011 ; Vol. E94-A, No. 5. pp. 1201-1209.
    @article{e7bd55dfb598471b8c093a539529f1dc,
    title = "A non-iterative method for calculating the effective capacitance of cmos gates with interconnect load effect",
    abstract = "Gate delay evaluation is always a vital concern for highperformance digital VLSI designs. As the feature size of VLSIs decreases to the nano-meter region, the work to obtain an accurate gate delay value becomes more difficult and time consuming than ever. The conventional methods usually use iterative algorithms to ensure the accuracy of the effective apacitance Ceff , which is usually used to compute the gate delay with interconnect loads and to capture the output signal shape of the real gate response. Accordingly, the efficiency is sacrificed. In this paper, an accurate and efficient approach is proposed for gate delay estimation. With the linear relationship of gate output time points and Ceff , a polynomial approximation is used to make the nonlinear effective capacitance equation be solved without iterative method. Compared to the conventional methods, the proposed method improves the efficiency of gate delay calculation. Meanwhile, experimental results show that the proposed method is in good agreement with SPICE results and the average error is 2.8{\%}.",
    keywords = "Effective capacitance, Gate delay, Noniterative, Static timing analysis",
    author = "Minglu Jiang and Zhangcai Huang and Atsushi Kurokawa and Qiang Li and Bin Lin and Yasuaki Inoue",
    year = "2011",
    month = "5",
    doi = "10.1587/transfun.E94.A.1201",
    language = "English",
    volume = "E94-A",
    pages = "1201--1209",
    journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
    issn = "0916-8508",
    publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
    number = "5",

    }

    TY - JOUR

    T1 - A non-iterative method for calculating the effective capacitance of cmos gates with interconnect load effect

    AU - Jiang, Minglu

    AU - Huang, Zhangcai

    AU - Kurokawa, Atsushi

    AU - Li, Qiang

    AU - Lin, Bin

    AU - Inoue, Yasuaki

    PY - 2011/5

    Y1 - 2011/5

    N2 - Gate delay evaluation is always a vital concern for highperformance digital VLSI designs. As the feature size of VLSIs decreases to the nano-meter region, the work to obtain an accurate gate delay value becomes more difficult and time consuming than ever. The conventional methods usually use iterative algorithms to ensure the accuracy of the effective apacitance Ceff , which is usually used to compute the gate delay with interconnect loads and to capture the output signal shape of the real gate response. Accordingly, the efficiency is sacrificed. In this paper, an accurate and efficient approach is proposed for gate delay estimation. With the linear relationship of gate output time points and Ceff , a polynomial approximation is used to make the nonlinear effective capacitance equation be solved without iterative method. Compared to the conventional methods, the proposed method improves the efficiency of gate delay calculation. Meanwhile, experimental results show that the proposed method is in good agreement with SPICE results and the average error is 2.8%.

    AB - Gate delay evaluation is always a vital concern for highperformance digital VLSI designs. As the feature size of VLSIs decreases to the nano-meter region, the work to obtain an accurate gate delay value becomes more difficult and time consuming than ever. The conventional methods usually use iterative algorithms to ensure the accuracy of the effective apacitance Ceff , which is usually used to compute the gate delay with interconnect loads and to capture the output signal shape of the real gate response. Accordingly, the efficiency is sacrificed. In this paper, an accurate and efficient approach is proposed for gate delay estimation. With the linear relationship of gate output time points and Ceff , a polynomial approximation is used to make the nonlinear effective capacitance equation be solved without iterative method. Compared to the conventional methods, the proposed method improves the efficiency of gate delay calculation. Meanwhile, experimental results show that the proposed method is in good agreement with SPICE results and the average error is 2.8%.

    KW - Effective capacitance

    KW - Gate delay

    KW - Noniterative

    KW - Static timing analysis

    UR - http://www.scopus.com/inward/record.url?scp=79955636203&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=79955636203&partnerID=8YFLogxK

    U2 - 10.1587/transfun.E94.A.1201

    DO - 10.1587/transfun.E94.A.1201

    M3 - Article

    VL - E94-A

    SP - 1201

    EP - 1209

    JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

    SN - 0916-8508

    IS - 5

    ER -