A novel charge recovery logic structure with complementary pass-transistor network

Jingyang Li, Yimeng Zhang, Tsutomu Yoshihara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Abstract

    This paper presents a new charge recovery logic structure called Complementary Pass-transistor Boost Logic (CPBL). CPBL is a low-power charge recovery logic structure powered by 2-phase non-overlap alternating power clocks and requires no DC power supply. To demonstrate the energy efficiency of CPBL, 4-bit counter is designed to show the energy comparison among CPBL, Complementary Pass-transistor Adiabatic Logic (CPAL) and the conventional static CMOS with 0.18μm process. The simulation results indicate that CPBL implementation reduces about 65% power dissipation compared with the static CMOS counterpart in a range from 50MHz to 500MHz and dissipates about 40% energy with respect to CPAL at 200MHz.

    Original languageEnglish
    Title of host publicationISOCC 2012 - 2012 International SoC Design Conference
    Pages17-20
    Number of pages4
    DOIs
    Publication statusPublished - 2012
    Event2012 International SoC Design Conference, ISOCC 2012 - Jeju Island
    Duration: 2012 Nov 42012 Nov 7

    Other

    Other2012 International SoC Design Conference, ISOCC 2012
    CityJeju Island
    Period12/11/412/11/7

    Fingerprint

    Transistors
    Recovery
    Energy efficiency
    Clocks
    Energy dissipation

    Keywords

    • 4-bit counter
    • Charge recovery logic
    • CPBL
    • low power

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering

    Cite this

    Li, J., Zhang, Y., & Yoshihara, T. (2012). A novel charge recovery logic structure with complementary pass-transistor network. In ISOCC 2012 - 2012 International SoC Design Conference (pp. 17-20). [6406914] https://doi.org/10.1109/ISOCC.2012.6406914

    A novel charge recovery logic structure with complementary pass-transistor network. / Li, Jingyang; Zhang, Yimeng; Yoshihara, Tsutomu.

    ISOCC 2012 - 2012 International SoC Design Conference. 2012. p. 17-20 6406914.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Li, J, Zhang, Y & Yoshihara, T 2012, A novel charge recovery logic structure with complementary pass-transistor network. in ISOCC 2012 - 2012 International SoC Design Conference., 6406914, pp. 17-20, 2012 International SoC Design Conference, ISOCC 2012, Jeju Island, 12/11/4. https://doi.org/10.1109/ISOCC.2012.6406914
    Li J, Zhang Y, Yoshihara T. A novel charge recovery logic structure with complementary pass-transistor network. In ISOCC 2012 - 2012 International SoC Design Conference. 2012. p. 17-20. 6406914 https://doi.org/10.1109/ISOCC.2012.6406914
    Li, Jingyang ; Zhang, Yimeng ; Yoshihara, Tsutomu. / A novel charge recovery logic structure with complementary pass-transistor network. ISOCC 2012 - 2012 International SoC Design Conference. 2012. pp. 17-20
    @inproceedings{cca310aba82a4d7695304a731f456665,
    title = "A novel charge recovery logic structure with complementary pass-transistor network",
    abstract = "This paper presents a new charge recovery logic structure called Complementary Pass-transistor Boost Logic (CPBL). CPBL is a low-power charge recovery logic structure powered by 2-phase non-overlap alternating power clocks and requires no DC power supply. To demonstrate the energy efficiency of CPBL, 4-bit counter is designed to show the energy comparison among CPBL, Complementary Pass-transistor Adiabatic Logic (CPAL) and the conventional static CMOS with 0.18μm process. The simulation results indicate that CPBL implementation reduces about 65{\%} power dissipation compared with the static CMOS counterpart in a range from 50MHz to 500MHz and dissipates about 40{\%} energy with respect to CPAL at 200MHz.",
    keywords = "4-bit counter, Charge recovery logic, CPBL, low power",
    author = "Jingyang Li and Yimeng Zhang and Tsutomu Yoshihara",
    year = "2012",
    doi = "10.1109/ISOCC.2012.6406914",
    language = "English",
    isbn = "9781467329880",
    pages = "17--20",
    booktitle = "ISOCC 2012 - 2012 International SoC Design Conference",

    }

    TY - GEN

    T1 - A novel charge recovery logic structure with complementary pass-transistor network

    AU - Li, Jingyang

    AU - Zhang, Yimeng

    AU - Yoshihara, Tsutomu

    PY - 2012

    Y1 - 2012

    N2 - This paper presents a new charge recovery logic structure called Complementary Pass-transistor Boost Logic (CPBL). CPBL is a low-power charge recovery logic structure powered by 2-phase non-overlap alternating power clocks and requires no DC power supply. To demonstrate the energy efficiency of CPBL, 4-bit counter is designed to show the energy comparison among CPBL, Complementary Pass-transistor Adiabatic Logic (CPAL) and the conventional static CMOS with 0.18μm process. The simulation results indicate that CPBL implementation reduces about 65% power dissipation compared with the static CMOS counterpart in a range from 50MHz to 500MHz and dissipates about 40% energy with respect to CPAL at 200MHz.

    AB - This paper presents a new charge recovery logic structure called Complementary Pass-transistor Boost Logic (CPBL). CPBL is a low-power charge recovery logic structure powered by 2-phase non-overlap alternating power clocks and requires no DC power supply. To demonstrate the energy efficiency of CPBL, 4-bit counter is designed to show the energy comparison among CPBL, Complementary Pass-transistor Adiabatic Logic (CPAL) and the conventional static CMOS with 0.18μm process. The simulation results indicate that CPBL implementation reduces about 65% power dissipation compared with the static CMOS counterpart in a range from 50MHz to 500MHz and dissipates about 40% energy with respect to CPAL at 200MHz.

    KW - 4-bit counter

    KW - Charge recovery logic

    KW - CPBL

    KW - low power

    UR - http://www.scopus.com/inward/record.url?scp=84873961119&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84873961119&partnerID=8YFLogxK

    U2 - 10.1109/ISOCC.2012.6406914

    DO - 10.1109/ISOCC.2012.6406914

    M3 - Conference contribution

    AN - SCOPUS:84873961119

    SN - 9781467329880

    SP - 17

    EP - 20

    BT - ISOCC 2012 - 2012 International SoC Design Conference

    ER -