A novel fixed-outline floorplanner with zero deadspace for hierarchical design

Ou He, Sheqin Dong, Jinian Bian, Satoshi Goto, Chung Kuan Cheng

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    18 Citations (Scopus)

    Abstract

    Fixed-outline floorplanning, which enables hierarchical design, is considered more and more important nowadays. In this paper, a novel SA-based Fixed-outline Floorplanner with the Optimal Area utilization named SAFFOA is introduced to improve the total wirelength. The basic idea is to build and solve a group of four quadratic equations in four variables iteratively, which can handle the fixed-outline constraint of any aspect ratio. A new topological representation called Ordered Quadtree is then custom-made for this basic idea to facilitate its integration into SA iterations. After the fixed-outline constraint with 100% area utilization is achieved, we will solve the tradeoff between the chip area and wirelength and thus concentrate on the latter in SA process. Experimental results show that the chip wirelength is decreased by about 16.8% and 8.6% on average, compared with two previous fixed-outline floorplanners on soft modules, which are both proved to be better than Parquet. Besides, our method is still competitive on the wirelength, even if compared with some leading-edge outline-free floorplanners. At last, Local Refinement is also adopted to guide the SA process and reshape soft modules to meet the constraint on their aspect ratios (ARs). With its help, SAFFOA can still generate feasible floorplans with no deadspace under a strict AR constraint such as [0.5,2].

    Original languageEnglish
    Title of host publicationIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
    Pages16-23
    Number of pages8
    DOIs
    Publication statusPublished - 2008
    Event2008 International Conference on Computer-Aided Design, ICCAD - San Jose, CA
    Duration: 2008 Nov 102008 Nov 13

    Other

    Other2008 International Conference on Computer-Aided Design, ICCAD
    CitySan Jose, CA
    Period08/11/1008/11/13

    Fingerprint

    Aspect ratio

    Keywords

    • Fixed-outline
    • Floorplanner
    • Soft modules
    • Zero deadspace

    ASJC Scopus subject areas

    • Computer Graphics and Computer-Aided Design
    • Computer Science Applications
    • Software

    Cite this

    He, O., Dong, S., Bian, J., Goto, S., & Cheng, C. K. (2008). A novel fixed-outline floorplanner with zero deadspace for hierarchical design. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD (pp. 16-23). [4681546] https://doi.org/10.1109/ICCAD.2008.4681546

    A novel fixed-outline floorplanner with zero deadspace for hierarchical design. / He, Ou; Dong, Sheqin; Bian, Jinian; Goto, Satoshi; Cheng, Chung Kuan.

    IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2008. p. 16-23 4681546.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    He, O, Dong, S, Bian, J, Goto, S & Cheng, CK 2008, A novel fixed-outline floorplanner with zero deadspace for hierarchical design. in IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD., 4681546, pp. 16-23, 2008 International Conference on Computer-Aided Design, ICCAD, San Jose, CA, 08/11/10. https://doi.org/10.1109/ICCAD.2008.4681546
    He O, Dong S, Bian J, Goto S, Cheng CK. A novel fixed-outline floorplanner with zero deadspace for hierarchical design. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2008. p. 16-23. 4681546 https://doi.org/10.1109/ICCAD.2008.4681546
    He, Ou ; Dong, Sheqin ; Bian, Jinian ; Goto, Satoshi ; Cheng, Chung Kuan. / A novel fixed-outline floorplanner with zero deadspace for hierarchical design. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2008. pp. 16-23
    @inproceedings{5ec31e7a1fc948cc8c815363aa839ddd,
    title = "A novel fixed-outline floorplanner with zero deadspace for hierarchical design",
    abstract = "Fixed-outline floorplanning, which enables hierarchical design, is considered more and more important nowadays. In this paper, a novel SA-based Fixed-outline Floorplanner with the Optimal Area utilization named SAFFOA is introduced to improve the total wirelength. The basic idea is to build and solve a group of four quadratic equations in four variables iteratively, which can handle the fixed-outline constraint of any aspect ratio. A new topological representation called Ordered Quadtree is then custom-made for this basic idea to facilitate its integration into SA iterations. After the fixed-outline constraint with 100{\%} area utilization is achieved, we will solve the tradeoff between the chip area and wirelength and thus concentrate on the latter in SA process. Experimental results show that the chip wirelength is decreased by about 16.8{\%} and 8.6{\%} on average, compared with two previous fixed-outline floorplanners on soft modules, which are both proved to be better than Parquet. Besides, our method is still competitive on the wirelength, even if compared with some leading-edge outline-free floorplanners. At last, Local Refinement is also adopted to guide the SA process and reshape soft modules to meet the constraint on their aspect ratios (ARs). With its help, SAFFOA can still generate feasible floorplans with no deadspace under a strict AR constraint such as [0.5,2].",
    keywords = "Fixed-outline, Floorplanner, Soft modules, Zero deadspace",
    author = "Ou He and Sheqin Dong and Jinian Bian and Satoshi Goto and Cheng, {Chung Kuan}",
    year = "2008",
    doi = "10.1109/ICCAD.2008.4681546",
    language = "English",
    isbn = "9781424428205",
    pages = "16--23",
    booktitle = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",

    }

    TY - GEN

    T1 - A novel fixed-outline floorplanner with zero deadspace for hierarchical design

    AU - He, Ou

    AU - Dong, Sheqin

    AU - Bian, Jinian

    AU - Goto, Satoshi

    AU - Cheng, Chung Kuan

    PY - 2008

    Y1 - 2008

    N2 - Fixed-outline floorplanning, which enables hierarchical design, is considered more and more important nowadays. In this paper, a novel SA-based Fixed-outline Floorplanner with the Optimal Area utilization named SAFFOA is introduced to improve the total wirelength. The basic idea is to build and solve a group of four quadratic equations in four variables iteratively, which can handle the fixed-outline constraint of any aspect ratio. A new topological representation called Ordered Quadtree is then custom-made for this basic idea to facilitate its integration into SA iterations. After the fixed-outline constraint with 100% area utilization is achieved, we will solve the tradeoff between the chip area and wirelength and thus concentrate on the latter in SA process. Experimental results show that the chip wirelength is decreased by about 16.8% and 8.6% on average, compared with two previous fixed-outline floorplanners on soft modules, which are both proved to be better than Parquet. Besides, our method is still competitive on the wirelength, even if compared with some leading-edge outline-free floorplanners. At last, Local Refinement is also adopted to guide the SA process and reshape soft modules to meet the constraint on their aspect ratios (ARs). With its help, SAFFOA can still generate feasible floorplans with no deadspace under a strict AR constraint such as [0.5,2].

    AB - Fixed-outline floorplanning, which enables hierarchical design, is considered more and more important nowadays. In this paper, a novel SA-based Fixed-outline Floorplanner with the Optimal Area utilization named SAFFOA is introduced to improve the total wirelength. The basic idea is to build and solve a group of four quadratic equations in four variables iteratively, which can handle the fixed-outline constraint of any aspect ratio. A new topological representation called Ordered Quadtree is then custom-made for this basic idea to facilitate its integration into SA iterations. After the fixed-outline constraint with 100% area utilization is achieved, we will solve the tradeoff between the chip area and wirelength and thus concentrate on the latter in SA process. Experimental results show that the chip wirelength is decreased by about 16.8% and 8.6% on average, compared with two previous fixed-outline floorplanners on soft modules, which are both proved to be better than Parquet. Besides, our method is still competitive on the wirelength, even if compared with some leading-edge outline-free floorplanners. At last, Local Refinement is also adopted to guide the SA process and reshape soft modules to meet the constraint on their aspect ratios (ARs). With its help, SAFFOA can still generate feasible floorplans with no deadspace under a strict AR constraint such as [0.5,2].

    KW - Fixed-outline

    KW - Floorplanner

    KW - Soft modules

    KW - Zero deadspace

    UR - http://www.scopus.com/inward/record.url?scp=57849111334&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=57849111334&partnerID=8YFLogxK

    U2 - 10.1109/ICCAD.2008.4681546

    DO - 10.1109/ICCAD.2008.4681546

    M3 - Conference contribution

    SN - 9781424428205

    SP - 16

    EP - 23

    BT - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

    ER -