A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

In this work, we present an efficient fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip (3D NoC). The crucial algorithm for path routing is firstly routing the packet to the destination layer by using an adaptive vertical node assignment scheme in the NoC architecture with a limited quantity of TSVs and then routing to the destination node within the 2D layer through a fully adaptive routing algorithm. Instead of rerouting packets around the fault regions when fault occurs, our proposed algorithm applies a fault detection scheme which can get the fault information one hop away in advance, and it combines the fault information when doing the path computation. This algorithm can deal with multi faults in the 3D NoC architecture. Simulation results show that our proposed routing algorithm can achieve lower latency, energy consumption and higher packet arrival rate compared with other traditional routing algorithms in various network applications.

Original languageEnglish
Title of host publicationIEEE Region 10 Annual International Conference, Proceedings/TENCON
DOIs
Publication statusPublished - 2013
Event2013 IEEE International Conference of IEEE Region 10, IEEE TENCON 2013 - Xi'an, Shaanxi
Duration: 2013 Oct 222013 Oct 25

Other

Other2013 IEEE International Conference of IEEE Region 10, IEEE TENCON 2013
CityXi'an, Shaanxi
Period13/10/2213/10/25

    Fingerprint

Keywords

  • 3D NoC
  • fault-tolerant
  • fully adaptive
  • routing algorithm

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications

Cite this

Jiang, X., & Watanabe, T. (2013). A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip. In IEEE Region 10 Annual International Conference, Proceedings/TENCON [6718932] https://doi.org/10.1109/TENCON.2013.6718932