A novel parasitic-aware synthesis and verification flow for RFIC desien

Wang Xuejin*, Stephen McCracken, Aykut Dengi, Koji Takinami, Takayuki Tsukizawa, Yasunori Miyahara

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

The design of radio-frequency integrated circuits (RFICs) is highly sensitive to layout parasitics. In conventional methodologies, the layout parasitics are known only after the layout is complete and the schematic is resized to compensate for these parasitics. The drawback of such a methodology is that the convergence of this design iteration remains unpredictable. This paper proposes a novel synthesis and verification flow for RFIC designs. The design flow is composed of three stages: circuit sizing with floorplan, performance-aware floorplan refinement, and full-wave electromagnetic (EM) extraction. Layout parasitics are considered throughout the design flow in the proposed methodology. As a result, parasitic closure can be achieved quickly and design iterations may not be required. As an example, the proposed design flow is applied to a crosscoupled inductance-capacitance (LC) VCO. Demonstrating the efficiency of the proposed flow for RFIC designs, it required only two weeks to meet all the design specifications with no iterations.

Original languageEnglish
Title of host publicationProceedings of the 36th European Microwave Conference, EuMC 2006
PublisherIEEE Computer Society
Pages664-667
Number of pages4
ISBN (Print)2960055160, 9782960055160
DOIs
Publication statusPublished - 2006
Externally publishedYes
Event36th European Microwave Conference, EuMC 2006 - Manchester, United Kingdom
Duration: 2006 Sep 102006 Sep 12

Publication series

NameProceedings of the 36th European Microwave Conference, EuMC 2006

Conference

Conference36th European Microwave Conference, EuMC 2006
Country/TerritoryUnited Kingdom
CityManchester
Period06/9/1006/9/12

Keywords

  • Circuit optimization
  • Circuit synthesis
  • Electromagnetic analysis
  • Integrated circuit interconnections
  • Voltage controlled oscillators

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Radiation

Fingerprint

Dive into the research topics of 'A novel parasitic-aware synthesis and verification flow for RFIC desien'. Together they form a unique fingerprint.

Cite this