A novel structure of energy efficiency charge recovery logic

Yimeng Zhang, Leona Okamura, Mengshu Huang, Tsutomu Yoshihara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    6 Citations (Scopus)

    Abstract

    A novel charge-recovery logic structure called Pulse Boost Logic (PBL) is proposed in this paper. PBL is a highspeed low-energy-dissipation charge-recovery logic with dual-rail evaluation tree structure. It is driven by 2-phase non-overlap clock, and requires no DC power supply. To demonstrate the performance of PBL structure, 4-bit counters designed with both PBL gates and conventional static CMOS. Post-layout simulation is applied to compare energy dissipation performance between PBL and conventional static CMOS in a frequency range of 500MHz to 1GHz. The simulation result indicates that PBL dissipates only 15% energy per cycle at 1GHz, and for sequential circuits such as counter, PBL is less area consuming than static CMOS.

    Original languageEnglish
    Title of host publication1st International Conference on Green Circuits and Systems, ICGCS 2010
    Pages133-136
    Number of pages4
    DOIs
    Publication statusPublished - 2010
    Event1st International Conference on Green Circuits and Systems, ICGCS 2010 - Shanghai
    Duration: 2010 Jun 212010 Jun 23

    Other

    Other1st International Conference on Green Circuits and Systems, ICGCS 2010
    CityShanghai
    Period10/6/2110/6/23

    Fingerprint

    Energy efficiency
    Energy dissipation
    Recovery
    Sequential circuits
    Logic gates
    Rails
    Clocks

    Keywords

    • AC power supply
    • Charge-recovery logic
    • Low energy dissipation

    ASJC Scopus subject areas

    • Hardware and Architecture
    • Electrical and Electronic Engineering

    Cite this

    Zhang, Y., Okamura, L., Huang, M., & Yoshihara, T. (2010). A novel structure of energy efficiency charge recovery logic. In 1st International Conference on Green Circuits and Systems, ICGCS 2010 (pp. 133-136). [5543082] https://doi.org/10.1109/ICGCS.2010.5543082

    A novel structure of energy efficiency charge recovery logic. / Zhang, Yimeng; Okamura, Leona; Huang, Mengshu; Yoshihara, Tsutomu.

    1st International Conference on Green Circuits and Systems, ICGCS 2010. 2010. p. 133-136 5543082.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Zhang, Y, Okamura, L, Huang, M & Yoshihara, T 2010, A novel structure of energy efficiency charge recovery logic. in 1st International Conference on Green Circuits and Systems, ICGCS 2010., 5543082, pp. 133-136, 1st International Conference on Green Circuits and Systems, ICGCS 2010, Shanghai, 10/6/21. https://doi.org/10.1109/ICGCS.2010.5543082
    Zhang Y, Okamura L, Huang M, Yoshihara T. A novel structure of energy efficiency charge recovery logic. In 1st International Conference on Green Circuits and Systems, ICGCS 2010. 2010. p. 133-136. 5543082 https://doi.org/10.1109/ICGCS.2010.5543082
    Zhang, Yimeng ; Okamura, Leona ; Huang, Mengshu ; Yoshihara, Tsutomu. / A novel structure of energy efficiency charge recovery logic. 1st International Conference on Green Circuits and Systems, ICGCS 2010. 2010. pp. 133-136
    @inproceedings{9ad38f4e1ef2448f8b3dc9574cdb6817,
    title = "A novel structure of energy efficiency charge recovery logic",
    abstract = "A novel charge-recovery logic structure called Pulse Boost Logic (PBL) is proposed in this paper. PBL is a highspeed low-energy-dissipation charge-recovery logic with dual-rail evaluation tree structure. It is driven by 2-phase non-overlap clock, and requires no DC power supply. To demonstrate the performance of PBL structure, 4-bit counters designed with both PBL gates and conventional static CMOS. Post-layout simulation is applied to compare energy dissipation performance between PBL and conventional static CMOS in a frequency range of 500MHz to 1GHz. The simulation result indicates that PBL dissipates only 15{\%} energy per cycle at 1GHz, and for sequential circuits such as counter, PBL is less area consuming than static CMOS.",
    keywords = "AC power supply, Charge-recovery logic, Low energy dissipation",
    author = "Yimeng Zhang and Leona Okamura and Mengshu Huang and Tsutomu Yoshihara",
    year = "2010",
    doi = "10.1109/ICGCS.2010.5543082",
    language = "English",
    isbn = "9781424468775",
    pages = "133--136",
    booktitle = "1st International Conference on Green Circuits and Systems, ICGCS 2010",

    }

    TY - GEN

    T1 - A novel structure of energy efficiency charge recovery logic

    AU - Zhang, Yimeng

    AU - Okamura, Leona

    AU - Huang, Mengshu

    AU - Yoshihara, Tsutomu

    PY - 2010

    Y1 - 2010

    N2 - A novel charge-recovery logic structure called Pulse Boost Logic (PBL) is proposed in this paper. PBL is a highspeed low-energy-dissipation charge-recovery logic with dual-rail evaluation tree structure. It is driven by 2-phase non-overlap clock, and requires no DC power supply. To demonstrate the performance of PBL structure, 4-bit counters designed with both PBL gates and conventional static CMOS. Post-layout simulation is applied to compare energy dissipation performance between PBL and conventional static CMOS in a frequency range of 500MHz to 1GHz. The simulation result indicates that PBL dissipates only 15% energy per cycle at 1GHz, and for sequential circuits such as counter, PBL is less area consuming than static CMOS.

    AB - A novel charge-recovery logic structure called Pulse Boost Logic (PBL) is proposed in this paper. PBL is a highspeed low-energy-dissipation charge-recovery logic with dual-rail evaluation tree structure. It is driven by 2-phase non-overlap clock, and requires no DC power supply. To demonstrate the performance of PBL structure, 4-bit counters designed with both PBL gates and conventional static CMOS. Post-layout simulation is applied to compare energy dissipation performance between PBL and conventional static CMOS in a frequency range of 500MHz to 1GHz. The simulation result indicates that PBL dissipates only 15% energy per cycle at 1GHz, and for sequential circuits such as counter, PBL is less area consuming than static CMOS.

    KW - AC power supply

    KW - Charge-recovery logic

    KW - Low energy dissipation

    UR - http://www.scopus.com/inward/record.url?scp=77956579735&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=77956579735&partnerID=8YFLogxK

    U2 - 10.1109/ICGCS.2010.5543082

    DO - 10.1109/ICGCS.2010.5543082

    M3 - Conference contribution

    SN - 9781424468775

    SP - 133

    EP - 136

    BT - 1st International Conference on Green Circuits and Systems, ICGCS 2010

    ER -