A parallel LSI architecture for LDPC decoder improving message-passing schedule

Kazunori Shimizu, Tatsuyuki Ishikawa, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Fingerprint Dive into the research topics of 'A parallel LSI architecture for LDPC decoder improving message-passing schedule'. Together they form a unique fingerprint.

Chemical Compounds

Engineering & Materials Science