A parallelizing compiler cooperative heterogeneous multicore processor architecture

Yasutaka Wada, Akihiro Hayashi, Takeshi Masuura, Jun Shirako, Hirofumi Nakano, Hiroaki Shikano, Keiji Kimura, Hironori Kasahara

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    Heterogeneous multicore architectures, integrating several kinds of accelerator cores in addition to general purpose processor cores, have been attracting much attention to realize high performance with low power consumption. To attain effective high performance, high application software productivity, and low power consumption on heterogeneous multicores, cooperation between an architecture and a parallelizing compiler is important. This paper proposes a compiler cooperative heterogeneous multicore architecture and parallelizing compilation scheme for it. Performance of the proposed scheme is evaluated on the heterogeneous multicore integrating Hitachi and Renesas' SH4A processor cores and Hitachi's FE-GA accelerator cores, using an MP3 encoder. The heterogeneous multicore gives us 14.34 times speedup with two SH4As and two FE-GAs, and 26.05 times speedup with four SH4As and four FE-GAs against sequential execution with a single SH4A. The cooperation between the heterogeneous multicore architecture and the parallelizing compiler enables to achieve high performance in a short development period.

    Original languageEnglish
    Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
    Pages215-233
    Number of pages19
    Volume6760 LNCS
    DOIs
    Publication statusPublished - 2011

    Publication series

    NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
    Volume6760 LNCS
    ISSN (Print)03029743
    ISSN (Electronic)16113349

    Fingerprint

    Parallelizing Compilers
    Multi-core Processor
    Particle accelerators
    Electric power utilization
    Application programs
    High Performance
    Productivity
    Accelerator
    Power Consumption
    Speedup
    Compilation
    Encoder
    Compiler
    Architecture
    Software
    Gas

    ASJC Scopus subject areas

    • Computer Science(all)
    • Theoretical Computer Science

    Cite this

    Wada, Y., Hayashi, A., Masuura, T., Shirako, J., Nakano, H., Shikano, H., ... Kasahara, H. (2011). A parallelizing compiler cooperative heterogeneous multicore processor architecture. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 6760 LNCS, pp. 215-233). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 6760 LNCS). https://doi.org/10.1007/978-3-642-24568-8-11

    A parallelizing compiler cooperative heterogeneous multicore processor architecture. / Wada, Yasutaka; Hayashi, Akihiro; Masuura, Takeshi; Shirako, Jun; Nakano, Hirofumi; Shikano, Hiroaki; Kimura, Keiji; Kasahara, Hironori.

    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6760 LNCS 2011. p. 215-233 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 6760 LNCS).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Wada, Y, Hayashi, A, Masuura, T, Shirako, J, Nakano, H, Shikano, H, Kimura, K & Kasahara, H 2011, A parallelizing compiler cooperative heterogeneous multicore processor architecture. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 6760 LNCS, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 6760 LNCS, pp. 215-233. https://doi.org/10.1007/978-3-642-24568-8-11
    Wada Y, Hayashi A, Masuura T, Shirako J, Nakano H, Shikano H et al. A parallelizing compiler cooperative heterogeneous multicore processor architecture. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6760 LNCS. 2011. p. 215-233. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). https://doi.org/10.1007/978-3-642-24568-8-11
    Wada, Yasutaka ; Hayashi, Akihiro ; Masuura, Takeshi ; Shirako, Jun ; Nakano, Hirofumi ; Shikano, Hiroaki ; Kimura, Keiji ; Kasahara, Hironori. / A parallelizing compiler cooperative heterogeneous multicore processor architecture. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 6760 LNCS 2011. pp. 215-233 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
    @inproceedings{4ff73f6556964443aafb616217e7d551,
    title = "A parallelizing compiler cooperative heterogeneous multicore processor architecture",
    abstract = "Heterogeneous multicore architectures, integrating several kinds of accelerator cores in addition to general purpose processor cores, have been attracting much attention to realize high performance with low power consumption. To attain effective high performance, high application software productivity, and low power consumption on heterogeneous multicores, cooperation between an architecture and a parallelizing compiler is important. This paper proposes a compiler cooperative heterogeneous multicore architecture and parallelizing compilation scheme for it. Performance of the proposed scheme is evaluated on the heterogeneous multicore integrating Hitachi and Renesas' SH4A processor cores and Hitachi's FE-GA accelerator cores, using an MP3 encoder. The heterogeneous multicore gives us 14.34 times speedup with two SH4As and two FE-GAs, and 26.05 times speedup with four SH4As and four FE-GAs against sequential execution with a single SH4A. The cooperation between the heterogeneous multicore architecture and the parallelizing compiler enables to achieve high performance in a short development period.",
    author = "Yasutaka Wada and Akihiro Hayashi and Takeshi Masuura and Jun Shirako and Hirofumi Nakano and Hiroaki Shikano and Keiji Kimura and Hironori Kasahara",
    year = "2011",
    doi = "10.1007/978-3-642-24568-8-11",
    language = "English",
    isbn = "9783642245671",
    volume = "6760 LNCS",
    series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
    pages = "215--233",
    booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

    }

    TY - GEN

    T1 - A parallelizing compiler cooperative heterogeneous multicore processor architecture

    AU - Wada, Yasutaka

    AU - Hayashi, Akihiro

    AU - Masuura, Takeshi

    AU - Shirako, Jun

    AU - Nakano, Hirofumi

    AU - Shikano, Hiroaki

    AU - Kimura, Keiji

    AU - Kasahara, Hironori

    PY - 2011

    Y1 - 2011

    N2 - Heterogeneous multicore architectures, integrating several kinds of accelerator cores in addition to general purpose processor cores, have been attracting much attention to realize high performance with low power consumption. To attain effective high performance, high application software productivity, and low power consumption on heterogeneous multicores, cooperation between an architecture and a parallelizing compiler is important. This paper proposes a compiler cooperative heterogeneous multicore architecture and parallelizing compilation scheme for it. Performance of the proposed scheme is evaluated on the heterogeneous multicore integrating Hitachi and Renesas' SH4A processor cores and Hitachi's FE-GA accelerator cores, using an MP3 encoder. The heterogeneous multicore gives us 14.34 times speedup with two SH4As and two FE-GAs, and 26.05 times speedup with four SH4As and four FE-GAs against sequential execution with a single SH4A. The cooperation between the heterogeneous multicore architecture and the parallelizing compiler enables to achieve high performance in a short development period.

    AB - Heterogeneous multicore architectures, integrating several kinds of accelerator cores in addition to general purpose processor cores, have been attracting much attention to realize high performance with low power consumption. To attain effective high performance, high application software productivity, and low power consumption on heterogeneous multicores, cooperation between an architecture and a parallelizing compiler is important. This paper proposes a compiler cooperative heterogeneous multicore architecture and parallelizing compilation scheme for it. Performance of the proposed scheme is evaluated on the heterogeneous multicore integrating Hitachi and Renesas' SH4A processor cores and Hitachi's FE-GA accelerator cores, using an MP3 encoder. The heterogeneous multicore gives us 14.34 times speedup with two SH4As and two FE-GAs, and 26.05 times speedup with four SH4As and four FE-GAs against sequential execution with a single SH4A. The cooperation between the heterogeneous multicore architecture and the parallelizing compiler enables to achieve high performance in a short development period.

    UR - http://www.scopus.com/inward/record.url?scp=84856611294&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84856611294&partnerID=8YFLogxK

    U2 - 10.1007/978-3-642-24568-8-11

    DO - 10.1007/978-3-642-24568-8-11

    M3 - Conference contribution

    SN - 9783642245671

    VL - 6760 LNCS

    T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

    SP - 215

    EP - 233

    BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

    ER -