A performance enhanced adaptive routing algorithm for 3D Network-on-Chips

Lian Zeng, Tieyuan Pan, Xin Jiang, Takahiro Watanabe

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

As the technology of semiconductor continues to develop, hundreds of cores will be deployed on a signal die in the future Chip-Multiprocessors (CMPs) design. So Three-Dimensional Network-on-Chips (3D NoCs) has become an attractive solution which can provide high performance. The network performance depends critically on the performance of routing algorithm. This paper proposes a novel adaptive routing in 3D NoC which can solve congestion not only in the intra-layers but also in inter-layers. Simulation results show that our proposed method significantly achieves the performance improvement compared with other transitional routing algorithms.

Original languageEnglish
Title of host publicationIEEE Region 10 Annual International Conference, Proceedings/TENCON
PublisherInstitute of Electrical and Electronics Engineers Inc.
Volume2016-January
ISBN (Print)9781479986415
DOIs
Publication statusPublished - 2016 Jan 5
Event35th IEEE Region 10 Conference, TENCON 2015 - Macau, Macao
Duration: 2015 Nov 12015 Nov 4

Other

Other35th IEEE Region 10 Conference, TENCON 2015
CountryMacao
CityMacau
Period15/11/115/11/4

Fingerprint

Routing algorithms
Adaptive algorithms
Network performance
Semiconductor materials
Network-on-chip

Keywords

  • 3D network-on-chip
  • Adaptive routing
  • congestion-balance
  • path diversity

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications

Cite this

Zeng, L., Pan, T., Jiang, X., & Watanabe, T. (2016). A performance enhanced adaptive routing algorithm for 3D Network-on-Chips. In IEEE Region 10 Annual International Conference, Proceedings/TENCON (Vol. 2016-January). [7373036] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TENCON.2015.7373036

A performance enhanced adaptive routing algorithm for 3D Network-on-Chips. / Zeng, Lian; Pan, Tieyuan; Jiang, Xin; Watanabe, Takahiro.

IEEE Region 10 Annual International Conference, Proceedings/TENCON. Vol. 2016-January Institute of Electrical and Electronics Engineers Inc., 2016. 7373036.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zeng, L, Pan, T, Jiang, X & Watanabe, T 2016, A performance enhanced adaptive routing algorithm for 3D Network-on-Chips. in IEEE Region 10 Annual International Conference, Proceedings/TENCON. vol. 2016-January, 7373036, Institute of Electrical and Electronics Engineers Inc., 35th IEEE Region 10 Conference, TENCON 2015, Macau, Macao, 15/11/1. https://doi.org/10.1109/TENCON.2015.7373036
Zeng L, Pan T, Jiang X, Watanabe T. A performance enhanced adaptive routing algorithm for 3D Network-on-Chips. In IEEE Region 10 Annual International Conference, Proceedings/TENCON. Vol. 2016-January. Institute of Electrical and Electronics Engineers Inc. 2016. 7373036 https://doi.org/10.1109/TENCON.2015.7373036
Zeng, Lian ; Pan, Tieyuan ; Jiang, Xin ; Watanabe, Takahiro. / A performance enhanced adaptive routing algorithm for 3D Network-on-Chips. IEEE Region 10 Annual International Conference, Proceedings/TENCON. Vol. 2016-January Institute of Electrical and Electronics Engineers Inc., 2016.
@inproceedings{1447edea47fc4f27bd450d1de291f11c,
title = "A performance enhanced adaptive routing algorithm for 3D Network-on-Chips",
abstract = "As the technology of semiconductor continues to develop, hundreds of cores will be deployed on a signal die in the future Chip-Multiprocessors (CMPs) design. So Three-Dimensional Network-on-Chips (3D NoCs) has become an attractive solution which can provide high performance. The network performance depends critically on the performance of routing algorithm. This paper proposes a novel adaptive routing in 3D NoC which can solve congestion not only in the intra-layers but also in inter-layers. Simulation results show that our proposed method significantly achieves the performance improvement compared with other transitional routing algorithms.",
keywords = "3D network-on-chip, Adaptive routing, congestion-balance, path diversity",
author = "Lian Zeng and Tieyuan Pan and Xin Jiang and Takahiro Watanabe",
year = "2016",
month = "1",
day = "5",
doi = "10.1109/TENCON.2015.7373036",
language = "English",
isbn = "9781479986415",
volume = "2016-January",
booktitle = "IEEE Region 10 Annual International Conference, Proceedings/TENCON",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A performance enhanced adaptive routing algorithm for 3D Network-on-Chips

AU - Zeng, Lian

AU - Pan, Tieyuan

AU - Jiang, Xin

AU - Watanabe, Takahiro

PY - 2016/1/5

Y1 - 2016/1/5

N2 - As the technology of semiconductor continues to develop, hundreds of cores will be deployed on a signal die in the future Chip-Multiprocessors (CMPs) design. So Three-Dimensional Network-on-Chips (3D NoCs) has become an attractive solution which can provide high performance. The network performance depends critically on the performance of routing algorithm. This paper proposes a novel adaptive routing in 3D NoC which can solve congestion not only in the intra-layers but also in inter-layers. Simulation results show that our proposed method significantly achieves the performance improvement compared with other transitional routing algorithms.

AB - As the technology of semiconductor continues to develop, hundreds of cores will be deployed on a signal die in the future Chip-Multiprocessors (CMPs) design. So Three-Dimensional Network-on-Chips (3D NoCs) has become an attractive solution which can provide high performance. The network performance depends critically on the performance of routing algorithm. This paper proposes a novel adaptive routing in 3D NoC which can solve congestion not only in the intra-layers but also in inter-layers. Simulation results show that our proposed method significantly achieves the performance improvement compared with other transitional routing algorithms.

KW - 3D network-on-chip

KW - Adaptive routing

KW - congestion-balance

KW - path diversity

UR - http://www.scopus.com/inward/record.url?scp=84962144473&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962144473&partnerID=8YFLogxK

U2 - 10.1109/TENCON.2015.7373036

DO - 10.1109/TENCON.2015.7373036

M3 - Conference contribution

SN - 9781479986415

VL - 2016-January

BT - IEEE Region 10 Annual International Conference, Proceedings/TENCON

PB - Institute of Electrical and Electronics Engineers Inc.

ER -