A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC

Zhenyu Liu, Yang Song, Takeshi Ikenaga, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A fine-grain scalable parallel tree architecture for full search variable block size motion estimation (VBSME) with integer pixel accuracy is proposed in this paper. Through exploiting the spatial data correlations between horizontal candidate block searches, m×16 process elements (PE) are scheduled to work in parallel and fully utilized. The basic extension grain is one process element group (PEG), which accounts for 16 PE and 8.5K gates. In this architecture, the search window memory partition number is largely reduced. Consequently no trivial hardware cost and power consumption can be saved. One 16-PEG design with 48×32 search range has been implemented with TSMC 0.18μm CMOS technology. The core area is 1717μm×1713μm and the clock frequency is 261MHz in typical working condition.

Original languageEnglish
Title of host publication25th PCS Proceedings: Picture Coding Symposium 2006, PCS2006
Volume2006
Publication statusPublished - 2006
Event25th PCS: Picture Coding Symposium 2006, PCS2006 - Beijing
Duration: 2006 Apr 242006 Apr 26

Other

Other25th PCS: Picture Coding Symposium 2006, PCS2006
CityBeijing
Period06/4/2406/4/26

Fingerprint

Motion estimation
Clocks
Electric power utilization
Pipelines
Pixels
Hardware
Data storage equipment
Costs

Keywords

  • H.264/AVC
  • Variable block size motion estimation
  • VLSI architecture

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Liu, Z., Song, Y., Ikenaga, T., & Goto, S. (2006). A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC. In 25th PCS Proceedings: Picture Coding Symposium 2006, PCS2006 (Vol. 2006)

A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC. / Liu, Zhenyu; Song, Yang; Ikenaga, Takeshi; Goto, Satoshi.

25th PCS Proceedings: Picture Coding Symposium 2006, PCS2006. Vol. 2006 2006.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, Z, Song, Y, Ikenaga, T & Goto, S 2006, A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC. in 25th PCS Proceedings: Picture Coding Symposium 2006, PCS2006. vol. 2006, 25th PCS: Picture Coding Symposium 2006, PCS2006, Beijing, 06/4/24.
Liu Z, Song Y, Ikenaga T, Goto S. A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC. In 25th PCS Proceedings: Picture Coding Symposium 2006, PCS2006. Vol. 2006. 2006
Liu, Zhenyu ; Song, Yang ; Ikenaga, Takeshi ; Goto, Satoshi. / A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC. 25th PCS Proceedings: Picture Coding Symposium 2006, PCS2006. Vol. 2006 2006.
@inproceedings{5425d176d1854f31954ef402acef1c1c,
title = "A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC",
abstract = "A fine-grain scalable parallel tree architecture for full search variable block size motion estimation (VBSME) with integer pixel accuracy is proposed in this paper. Through exploiting the spatial data correlations between horizontal candidate block searches, m×16 process elements (PE) are scheduled to work in parallel and fully utilized. The basic extension grain is one process element group (PEG), which accounts for 16 PE and 8.5K gates. In this architecture, the search window memory partition number is largely reduced. Consequently no trivial hardware cost and power consumption can be saved. One 16-PEG design with 48×32 search range has been implemented with TSMC 0.18μm CMOS technology. The core area is 1717μm×1713μm and the clock frequency is 261MHz in typical working condition.",
keywords = "H.264/AVC, Variable block size motion estimation, VLSI architecture",
author = "Zhenyu Liu and Yang Song and Takeshi Ikenaga and Satoshi Goto",
year = "2006",
language = "English",
isbn = "300018726X",
volume = "2006",
booktitle = "25th PCS Proceedings: Picture Coding Symposium 2006, PCS2006",

}

TY - GEN

T1 - A pipeline parallel tree architecture for full search variable block size motion estimation in H.264/AVC

AU - Liu, Zhenyu

AU - Song, Yang

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2006

Y1 - 2006

N2 - A fine-grain scalable parallel tree architecture for full search variable block size motion estimation (VBSME) with integer pixel accuracy is proposed in this paper. Through exploiting the spatial data correlations between horizontal candidate block searches, m×16 process elements (PE) are scheduled to work in parallel and fully utilized. The basic extension grain is one process element group (PEG), which accounts for 16 PE and 8.5K gates. In this architecture, the search window memory partition number is largely reduced. Consequently no trivial hardware cost and power consumption can be saved. One 16-PEG design with 48×32 search range has been implemented with TSMC 0.18μm CMOS technology. The core area is 1717μm×1713μm and the clock frequency is 261MHz in typical working condition.

AB - A fine-grain scalable parallel tree architecture for full search variable block size motion estimation (VBSME) with integer pixel accuracy is proposed in this paper. Through exploiting the spatial data correlations between horizontal candidate block searches, m×16 process elements (PE) are scheduled to work in parallel and fully utilized. The basic extension grain is one process element group (PEG), which accounts for 16 PE and 8.5K gates. In this architecture, the search window memory partition number is largely reduced. Consequently no trivial hardware cost and power consumption can be saved. One 16-PEG design with 48×32 search range has been implemented with TSMC 0.18μm CMOS technology. The core area is 1717μm×1713μm and the clock frequency is 261MHz in typical working condition.

KW - H.264/AVC

KW - Variable block size motion estimation

KW - VLSI architecture

UR - http://www.scopus.com/inward/record.url?scp=34047130694&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34047130694&partnerID=8YFLogxK

M3 - Conference contribution

SN - 300018726X

SN - 9783000187261

VL - 2006

BT - 25th PCS Proceedings: Picture Coding Symposium 2006, PCS2006

ER -