A Power-Efficient Soft Error Hardened Latch Design with In-Situ Error Detection Capability

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A power-efficient single node upset hardened latch design with in-situ error detection capability, EDSL, is proposed in this paper for reliability improvement against soft errors. Our simulation results show that the proposed EDSL design can not only recover from any incurred single node upset, but also provide in-situ error detection capability when the latch output is upset. When compared with state-of-the-art error-detection-based and SNU resilient designs, the proposed EDSL latch can achieve up to 72.25% and 79.74% reduction of power-delay-product respectively, which clearly shows the effectiveness of the proposed method.

Original languageEnglish
Title of host publicationProceedings - PrimeAsia 2019
Subtitle of host publication2019 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics: Innovative CAS Towards Sustainable Energy and Technology Disruption
PublisherIEEE Computer Society
Pages53-56
Number of pages4
ISBN (Electronic)9781728130552
DOIs
Publication statusPublished - 2019 Nov
Event2019 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2019 - Bangkok, Thailand
Duration: 2019 Nov 112019 Nov 14

Publication series

NameAsia Pacific Conference on Postgraduate Research in Microelectronics and Electronics
Volume2019-November
ISSN (Print)2159-2144
ISSN (Electronic)2159-2160

Conference

Conference2019 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, PrimeAsia 2019
CountryThailand
CityBangkok
Period19/11/1119/11/14

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Education

Fingerprint Dive into the research topics of 'A Power-Efficient Soft Error Hardened Latch Design with In-Situ Error Detection Capability'. Together they form a unique fingerprint.

  • Cite this

    Tajima, S., Yanagisawa, M., & Shi, Y. (2019). A Power-Efficient Soft Error Hardened Latch Design with In-Situ Error Detection Capability. In Proceedings - PrimeAsia 2019: 2019 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics: Innovative CAS Towards Sustainable Energy and Technology Disruption (pp. 53-56). [8950738] (Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics; Vol. 2019-November). IEEE Computer Society. https://doi.org/10.1109/PrimeAsia47521.2019.8950738