A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop

H. Koike, Takashi Ohsawa, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, S. Miura, H. Honjo, T. Sugibayashi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Citations (Scopus)

Abstract

We propose a novel power-gated microprocessor unit (MPU) using a nonvolatile flip-flop (NV-F/F) with magnetic tunnel junction (MTJ). By using the NV-F/F to store the MPU's internal state, this MPU realizes power-gating operation with a small 3-microsecond entry/exit delay penalty in power-on/power-off, which is one order of magnitude faster than a conventional MPU's deep power down mode. To achieve this short entry/exit delay, an appropriate NV-F/F circuit, which can perform stable high speed store/recall operations, has been developed. The MPU will help in the realization of low power systems because of its easy controllability for the power gating mode.

Original languageEnglish
Title of host publicationProceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013
Pages317-320
Number of pages4
DOIs
Publication statusPublished - 2013
Externally publishedYes
Event2013 9th IEEE Asian Solid-State Circuits Conference, A-SSCC 2013 - Singapore
Duration: 2013 Nov 112013 Nov 13

Other

Other2013 9th IEEE Asian Solid-State Circuits Conference, A-SSCC 2013
CitySingapore
Period13/11/1113/11/13

Fingerprint

Tunnel junctions
Flip flop circuits
Microprocessor chips
Controllability

Keywords

  • Flip-flop
  • MPU
  • MTJ
  • Nonvolatile
  • Power gating

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Koike, H., Ohsawa, T., Ikeda, S., Hanyu, T., Ohno, H., Endoh, T., ... Sugibayashi, T. (2013). A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop. In Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013 (pp. 317-320). [6691046] https://doi.org/10.1109/ASSCC.2013.6691046

A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop. / Koike, H.; Ohsawa, Takashi; Ikeda, S.; Hanyu, T.; Ohno, H.; Endoh, T.; Sakimura, N.; Nebashi, R.; Tsuji, Y.; Morioka, A.; Miura, S.; Honjo, H.; Sugibayashi, T.

Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013. 2013. p. 317-320 6691046.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Koike, H, Ohsawa, T, Ikeda, S, Hanyu, T, Ohno, H, Endoh, T, Sakimura, N, Nebashi, R, Tsuji, Y, Morioka, A, Miura, S, Honjo, H & Sugibayashi, T 2013, A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop. in Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013., 6691046, pp. 317-320, 2013 9th IEEE Asian Solid-State Circuits Conference, A-SSCC 2013, Singapore, 13/11/11. https://doi.org/10.1109/ASSCC.2013.6691046
Koike H, Ohsawa T, Ikeda S, Hanyu T, Ohno H, Endoh T et al. A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop. In Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013. 2013. p. 317-320. 6691046 https://doi.org/10.1109/ASSCC.2013.6691046
Koike, H. ; Ohsawa, Takashi ; Ikeda, S. ; Hanyu, T. ; Ohno, H. ; Endoh, T. ; Sakimura, N. ; Nebashi, R. ; Tsuji, Y. ; Morioka, A. ; Miura, S. ; Honjo, H. ; Sugibayashi, T. / A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop. Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013. 2013. pp. 317-320
@inproceedings{82ffa79eca2f4156bf64ec103cd48b72,
title = "A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop",
abstract = "We propose a novel power-gated microprocessor unit (MPU) using a nonvolatile flip-flop (NV-F/F) with magnetic tunnel junction (MTJ). By using the NV-F/F to store the MPU's internal state, this MPU realizes power-gating operation with a small 3-microsecond entry/exit delay penalty in power-on/power-off, which is one order of magnitude faster than a conventional MPU's deep power down mode. To achieve this short entry/exit delay, an appropriate NV-F/F circuit, which can perform stable high speed store/recall operations, has been developed. The MPU will help in the realization of low power systems because of its easy controllability for the power gating mode.",
keywords = "Flip-flop, MPU, MTJ, Nonvolatile, Power gating",
author = "H. Koike and Takashi Ohsawa and S. Ikeda and T. Hanyu and H. Ohno and T. Endoh and N. Sakimura and R. Nebashi and Y. Tsuji and A. Morioka and S. Miura and H. Honjo and T. Sugibayashi",
year = "2013",
doi = "10.1109/ASSCC.2013.6691046",
language = "English",
isbn = "9781479902781",
pages = "317--320",
booktitle = "Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013",

}

TY - GEN

T1 - A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop

AU - Koike, H.

AU - Ohsawa, Takashi

AU - Ikeda, S.

AU - Hanyu, T.

AU - Ohno, H.

AU - Endoh, T.

AU - Sakimura, N.

AU - Nebashi, R.

AU - Tsuji, Y.

AU - Morioka, A.

AU - Miura, S.

AU - Honjo, H.

AU - Sugibayashi, T.

PY - 2013

Y1 - 2013

N2 - We propose a novel power-gated microprocessor unit (MPU) using a nonvolatile flip-flop (NV-F/F) with magnetic tunnel junction (MTJ). By using the NV-F/F to store the MPU's internal state, this MPU realizes power-gating operation with a small 3-microsecond entry/exit delay penalty in power-on/power-off, which is one order of magnitude faster than a conventional MPU's deep power down mode. To achieve this short entry/exit delay, an appropriate NV-F/F circuit, which can perform stable high speed store/recall operations, has been developed. The MPU will help in the realization of low power systems because of its easy controllability for the power gating mode.

AB - We propose a novel power-gated microprocessor unit (MPU) using a nonvolatile flip-flop (NV-F/F) with magnetic tunnel junction (MTJ). By using the NV-F/F to store the MPU's internal state, this MPU realizes power-gating operation with a small 3-microsecond entry/exit delay penalty in power-on/power-off, which is one order of magnitude faster than a conventional MPU's deep power down mode. To achieve this short entry/exit delay, an appropriate NV-F/F circuit, which can perform stable high speed store/recall operations, has been developed. The MPU will help in the realization of low power systems because of its easy controllability for the power gating mode.

KW - Flip-flop

KW - MPU

KW - MTJ

KW - Nonvolatile

KW - Power gating

UR - http://www.scopus.com/inward/record.url?scp=84893578823&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84893578823&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2013.6691046

DO - 10.1109/ASSCC.2013.6691046

M3 - Conference contribution

AN - SCOPUS:84893578823

SN - 9781479902781

SP - 317

EP - 320

BT - Proceedings of the 2013 IEEE Asian Solid-State Circuits Conference, A-SSCC 2013

ER -