A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop

H. Koike, T. Ohsawa, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, S. Miura, H. Honjo, T. Sugibayashi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

20 Citations (Scopus)

Fingerprint Dive into the research topics of 'A power-gated MPU with 3-microsecond entry/exit delay using MTJ-based nonvolatile flip-flop'. Together they form a unique fingerprint.

Engineering & Materials Science