A power-saved 1Gbps irregular LDPC decoder based on simplified min-sum algorithm

Qi Wang, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

In this paper we proposed a fully-parallel irregular LDPC decoder which uses only registers to store the temporary intrinsic messages. Our decoder adopts a simplified min-sum algorithm to reduce the hardware implementation complexity and area, and due to the factor modification we achieve a negligible performance loss compared with the general min-sum algorithm. Considering reducing the power consumption, we also propose a power-saved strategy according to which the message evolution will halt as the parity-check condition is satisfied. This strategy will save us higher than 50% power under good channel condition. The synthesis result in 0.18μm CMOS technology shows our decoder for (648,540) irregular LDPC code achieves high throughput (1 Gbps) with 9.0ns latency.

Original languageEnglish
Title of host publication2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers
DOIs
Publication statusPublished - 2007
Event2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Hsinchu
Duration: 2007 Apr 252007 Apr 27

Other

Other2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007
CityHsinchu
Period07/4/2507/4/27

Fingerprint

Electric power utilization
Throughput
Hardware

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Wang, Q., Shimizu, K., Ikenaga, T., & Goto, S. (2007). A power-saved 1Gbps irregular LDPC decoder based on simplified min-sum algorithm. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers [4239411] https://doi.org/10.1109/VDAT.2007.373219

A power-saved 1Gbps irregular LDPC decoder based on simplified min-sum algorithm. / Wang, Qi; Shimizu, Kazunori; Ikenaga, Takeshi; Goto, Satoshi.

2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. 4239411.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Wang, Q, Shimizu, K, Ikenaga, T & Goto, S 2007, A power-saved 1Gbps irregular LDPC decoder based on simplified min-sum algorithm. in 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers., 4239411, 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007, Hsinchu, 07/4/25. https://doi.org/10.1109/VDAT.2007.373219
Wang Q, Shimizu K, Ikenaga T, Goto S. A power-saved 1Gbps irregular LDPC decoder based on simplified min-sum algorithm. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. 4239411 https://doi.org/10.1109/VDAT.2007.373219
Wang, Qi ; Shimizu, Kazunori ; Ikenaga, Takeshi ; Goto, Satoshi. / A power-saved 1Gbps irregular LDPC decoder based on simplified min-sum algorithm. 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007.
@inproceedings{152de30779c74405bc7ae0e2b5b75779,
title = "A power-saved 1Gbps irregular LDPC decoder based on simplified min-sum algorithm",
abstract = "In this paper we proposed a fully-parallel irregular LDPC decoder which uses only registers to store the temporary intrinsic messages. Our decoder adopts a simplified min-sum algorithm to reduce the hardware implementation complexity and area, and due to the factor modification we achieve a negligible performance loss compared with the general min-sum algorithm. Considering reducing the power consumption, we also propose a power-saved strategy according to which the message evolution will halt as the parity-check condition is satisfied. This strategy will save us higher than 50{\%} power under good channel condition. The synthesis result in 0.18μm CMOS technology shows our decoder for (648,540) irregular LDPC code achieves high throughput (1 Gbps) with 9.0ns latency.",
author = "Qi Wang and Kazunori Shimizu and Takeshi Ikenaga and Satoshi Goto",
year = "2007",
doi = "10.1109/VDAT.2007.373219",
language = "English",
isbn = "1424405831",
booktitle = "2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers",

}

TY - GEN

T1 - A power-saved 1Gbps irregular LDPC decoder based on simplified min-sum algorithm

AU - Wang, Qi

AU - Shimizu, Kazunori

AU - Ikenaga, Takeshi

AU - Goto, Satoshi

PY - 2007

Y1 - 2007

N2 - In this paper we proposed a fully-parallel irregular LDPC decoder which uses only registers to store the temporary intrinsic messages. Our decoder adopts a simplified min-sum algorithm to reduce the hardware implementation complexity and area, and due to the factor modification we achieve a negligible performance loss compared with the general min-sum algorithm. Considering reducing the power consumption, we also propose a power-saved strategy according to which the message evolution will halt as the parity-check condition is satisfied. This strategy will save us higher than 50% power under good channel condition. The synthesis result in 0.18μm CMOS technology shows our decoder for (648,540) irregular LDPC code achieves high throughput (1 Gbps) with 9.0ns latency.

AB - In this paper we proposed a fully-parallel irregular LDPC decoder which uses only registers to store the temporary intrinsic messages. Our decoder adopts a simplified min-sum algorithm to reduce the hardware implementation complexity and area, and due to the factor modification we achieve a negligible performance loss compared with the general min-sum algorithm. Considering reducing the power consumption, we also propose a power-saved strategy according to which the message evolution will halt as the parity-check condition is satisfied. This strategy will save us higher than 50% power under good channel condition. The synthesis result in 0.18μm CMOS technology shows our decoder for (648,540) irregular LDPC code achieves high throughput (1 Gbps) with 9.0ns latency.

UR - http://www.scopus.com/inward/record.url?scp=34648816388&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34648816388&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2007.373219

DO - 10.1109/VDAT.2007.373219

M3 - Conference contribution

SN - 1424405831

SN - 9781424405831

BT - 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

ER -