A Process for a CMOS Channel-Stop Implantation Self-Aligned to the p-Well and p-Well Active Area

Noriyoshi Yamauchi

Research output: Contribution to journalArticlepeer-review

Abstract

A simplified isolation process for test CMOS LSI chip fabrication is proposed. In the process, channel-stop implantation is self-aligned to the p-well and the p-well active area. It is shown that a CMOS device with a one-level metallization can be fabricated with only seven photomasks using the process.

Original languageEnglish
Pages (from-to)2562-2563
Number of pages2
JournalIEEE Transactions on Electron Devices
Volume34
Issue number12
DOIs
Publication statusPublished - 1987
Externally publishedYes

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Fingerprint Dive into the research topics of 'A Process for a CMOS Channel-Stop Implantation Self-Aligned to the p-Well and p-Well Active Area'. Together they form a unique fingerprint.

Cite this