A Pulse-Coupled Neural Network Simulator Using a Programmable Gate Array Technique

Kosuke Katayama, Atsushi Iwata

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In this paper, we propose a novel pulse-coupled neural network (PCNN) simulator using a programmable gate array (PGA) technique. The simulator is composed of modified phase-locked loops (PLLs) and a programmable gate array (PGA). The PLL, which is modified by the addition of multiple inputs and multiple feedbacks, works as a neuron. The PGA, which controls the network connection, works as nodes of dendritic trees. This simulator, which has 16 neurons and 32 × 32 network connections, is designed on a chip (4.73mm × 4.73mm), and its basic operations such as synchronization, an oscillatory associative memory, and FM interactions are confirmed using circuit simulator SPICE.

Original languageEnglish
Pages (from-to)872-881
Number of pages10
JournalIEICE Transactions on Information and Systems
VolumeE86-D
Issue number5
Publication statusPublished - 2003
Externally publishedYes

Fingerprint

Simulators
Neural networks
Phase locked loops
Neurons
SPICE
Synchronization
Feedback
Data storage equipment
Networks (circuits)

Keywords

  • Dendritic tree
  • Phase-locked loops
  • Programmable gate array
  • Pulse-coupled neural Network
  • Reconfigurable network

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Artificial Intelligence
  • Electrical and Electronic Engineering

Cite this

A Pulse-Coupled Neural Network Simulator Using a Programmable Gate Array Technique. / Katayama, Kosuke; Iwata, Atsushi.

In: IEICE Transactions on Information and Systems, Vol. E86-D, No. 5, 2003, p. 872-881.

Research output: Contribution to journalArticle

@article{01afbf8f21c14d48ac5b66943f9ee120,
title = "A Pulse-Coupled Neural Network Simulator Using a Programmable Gate Array Technique",
abstract = "In this paper, we propose a novel pulse-coupled neural network (PCNN) simulator using a programmable gate array (PGA) technique. The simulator is composed of modified phase-locked loops (PLLs) and a programmable gate array (PGA). The PLL, which is modified by the addition of multiple inputs and multiple feedbacks, works as a neuron. The PGA, which controls the network connection, works as nodes of dendritic trees. This simulator, which has 16 neurons and 32 × 32 network connections, is designed on a chip (4.73mm × 4.73mm), and its basic operations such as synchronization, an oscillatory associative memory, and FM interactions are confirmed using circuit simulator SPICE.",
keywords = "Dendritic tree, Phase-locked loops, Programmable gate array, Pulse-coupled neural Network, Reconfigurable network",
author = "Kosuke Katayama and Atsushi Iwata",
year = "2003",
language = "English",
volume = "E86-D",
pages = "872--881",
journal = "IEICE Transactions on Information and Systems",
issn = "0916-8532",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "5",

}

TY - JOUR

T1 - A Pulse-Coupled Neural Network Simulator Using a Programmable Gate Array Technique

AU - Katayama, Kosuke

AU - Iwata, Atsushi

PY - 2003

Y1 - 2003

N2 - In this paper, we propose a novel pulse-coupled neural network (PCNN) simulator using a programmable gate array (PGA) technique. The simulator is composed of modified phase-locked loops (PLLs) and a programmable gate array (PGA). The PLL, which is modified by the addition of multiple inputs and multiple feedbacks, works as a neuron. The PGA, which controls the network connection, works as nodes of dendritic trees. This simulator, which has 16 neurons and 32 × 32 network connections, is designed on a chip (4.73mm × 4.73mm), and its basic operations such as synchronization, an oscillatory associative memory, and FM interactions are confirmed using circuit simulator SPICE.

AB - In this paper, we propose a novel pulse-coupled neural network (PCNN) simulator using a programmable gate array (PGA) technique. The simulator is composed of modified phase-locked loops (PLLs) and a programmable gate array (PGA). The PLL, which is modified by the addition of multiple inputs and multiple feedbacks, works as a neuron. The PGA, which controls the network connection, works as nodes of dendritic trees. This simulator, which has 16 neurons and 32 × 32 network connections, is designed on a chip (4.73mm × 4.73mm), and its basic operations such as synchronization, an oscillatory associative memory, and FM interactions are confirmed using circuit simulator SPICE.

KW - Dendritic tree

KW - Phase-locked loops

KW - Programmable gate array

KW - Pulse-coupled neural Network

KW - Reconfigurable network

UR - http://www.scopus.com/inward/record.url?scp=0141937971&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0141937971&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0141937971

VL - E86-D

SP - 872

EP - 881

JO - IEICE Transactions on Information and Systems

JF - IEICE Transactions on Information and Systems

SN - 0916-8532

IS - 5

ER -